

# *dB*Cool<sup>™</sup> Remote Thermal Monitor and Fan Controller

# **Preliminary Technical Data**

# ADT7475

### **FEATURES**


- Controls and monitors up to 4 fans
- High and low frequency fan drive signal
- 1 on-chip and 2 remote temperature sensors
- Series resistance cancellation on the remote channel
- Extended temperature measurement range, up to 191°C
- Dynamic T<sub>MIN</sub> control mode optimizes system acoustics intelligently
- Automatic fan speed control mode controls system cooling based on measured temperature
- Enhanced acoustic mode dramatically reduces user perception of changing fan speeds
- Thermal protection feature via THERM output
- Monitors performance impact of Intel<sup>®</sup> Pentium<sup>™</sup> 4 processor
- Thermal control circuit via THERM input
- 3-wire, and 4-wire fan speed measurement
- Limit comparison of all monitored values
- Meets SMBus 2.0 electrical specifications (fully SMBus 1.1 compliant)
- **Fully ROHS compliant**

### **GENERAL DESCRIPTION**

The ADT7475 *dB*COOL<sup>™</sup> controller is a thermal monitor and multiple PWM fan controller for noise-sensitive or powersensitive applications requiring active system cooling. The ADT7475 can drive a fan using either a low or high frequency drive signal, monitor the temperature of up to two remote sensor diodes plus its own internal temperature, and measure and control the speed of up to four fans, so that they operate at the lowest possible speed for minimum acoustic noise.

The automatic fan speed control loop optimizes fan speed for a given temperature. A unique dynamic  $T_{MIN}$  control mode enables the system thermals/acoustics to be intelligently managed. The effectiveness of the system's thermal solution can be monitored using the THERM input. The ADT7475 also provides critical thermal protection to the system using the bidirectional THERM pin as an output to prevent system or component overheating.

## FUNCTIONAL BLOCK DIAGRAM





#### Rev. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Specifications	Error! Bookmark not defined.
Absolute Maximum Ratings	Error! Bookmark not defined.
Thermal Characteristics	Error! Bookmark not defined.
ESD Caution	
Pin Configuration and Function	n Descriptions 6
Typical Performance Characteri	stics 7
Product Description	9
Comparison between ADT74	67 and ADT74759
Recommended Implementati	on9
Serial Bus Interface	
Write Operations	
Read Operations	
SMBus Timeout	
Voltage Measurement Input	
Analog-to-Digital Converter	
Input Circuitry	
Voltage Measurement Registe	rs
V <sub>CCP</sub> Limit Registers	
Additional ADC Functions for	or Voltage Measurements 13
Temperature Measurement M	lethod 14
Series Resistance Cancellation	ı 16
Factors Affecting Diode Accu	ıracy16
Additional ADC Functions for	or Temperature Measurement 18
Limits, Status Registers, and Int	errupts 19
Limit Values	
Status Registers	
THERM Timer	

Operating from 3.3 V Standby 32
XNOR Tree Test Mode
Power-On Default
Programming the Automatic Fan Speed Control Loop
Automatic Fan Control Overview
Step 1: Hardware Configuration
Recommended Implementation 1
Recommended Implementation 2
Step 2: Configuring the MUX
Step 3: $T_{\mbox{\scriptsize MIN}}$ Settings for Thermal Calibration Channels 40
Step 4: $PWM_{MIN}$ for Each PWM (Fan) Output
Step 5: PWM <sub>MAX</sub> for PWM (Fan) Outputs
Step 6: T <sub>RANGE</sub> for Temperature Channels
Step 7: T <sub>THERM</sub> for Temperature Channels
Step 7: $T_{\text{THERM}}$ for Temperature Channels
Step 8: T <sub>HYST</sub> for Temperature Channels
Step 8: T <sub>HYST</sub> for Temperature Channels
Step 8: T <sub>HYST</sub> for Temperature Channels
<ul> <li>Step 8: T<sub>HYST</sub> for Temperature Channels</li></ul>
<ul> <li>Step 8: T<sub>HYST</sub> for Temperature Channels</li></ul>
<ul> <li>Step 8: T<sub>HYST</sub> for Temperature Channels</li></ul>
<ul> <li>Step 8: T<sub>HYST</sub> for Temperature Channels</li></ul>
Step 8: T <sub>HYST</sub> for Temperature Channels

## **REVISION HISTORY**

Revision PrA: Initial Preliminary Version

 $T_{\text{A}}$  =  $T_{\text{MIN}}$  to  $T_{\text{MAX}},$   $V_{\text{CC}}$  =  $V_{\text{MIN}}$  to  $V_{\text{MAX}},$  unless otherwise noted.

All voltages are measured with respect to GND, unless otherwise specified. Typicals are at  $T_A = 25^{\circ}C$  and represent most likely parametric norm. Logic inputs accept input high voltages up to  $V_{MAX}$  even when device is operating down to  $V_{MIN}$ . Timing specifications are tested at logic levels of  $V_{IL} = 0.8$  V for a falling edge and  $V_{IH} = 2.0$  V for a rising edge. SMBus timing specifications are guaranteed by design and are not production tested.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
POWER SUPPLY					
Supply Voltage	3.0	3.3	3.6	V	
Supply Current, Icc		1.5	3	mA	Interface inactive, ADC active
		3.5	25	μΑ	Standby mode
TEMP-TO-DIGITAL CONVERTER					
Local Sensor Accuracy		±0.5	±1.5	°C	
			±1.5	°C	$0^{\circ}C \le T_A \le 70^{\circ}C$
			±1.5	°C	$-40^{\circ}C \le T_A \le +100^{\circ}C$
	-2		+2.5	°C	$-40^{\circ}C \le T_A \le +120^{\circ}C$
Resolution		0.25		°C	
Remote Diode Sensor Accuracy		±0.5	1	°C	$T_A$ ; 0°C $\leq T_D \leq 120$ °C Using ideal diode.
			±1.5	°C	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$ ; $0^{\circ}C \leq T_{D} \leq 120^{\circ}C$
	-1.5		+2.5	°C	$-40^{\circ}C \le T_{A} \le +100^{\circ}C; 0^{\circ}C \le T_{D} \le +120^{\circ}C$
	-1.5		+4	°C	$-40^{\circ}C \le T_{A} \le +120^{\circ}C; 0^{\circ}C \le T_{D} \le +120^{\circ}C$
Resolution		0.25		°C	
Remote Sensor Source Current		6		μA	First current
		36		μA	Second current
		96		μA	Third current
ANALOG-TO-DIGITAL CONVERTER (INCLUDING MU	X AND AT	TENUATORS	)		
Total Unadjusted Error (TUE)			±1.5	%	For all other channels
Differential Nonlinearity (DNL) Power Supply Sensitivity			±1	LSB	8 bits
		±0.1		%/V	
Conversion Time (Voltage Input)		11		ms	Averaging enabled
Conversion Time (Local Temperature)		12		ms	Averaging enabled
Conversion Time (Remote Temperature)		38		ms	Averaging enabled
Total Monitoring Cycle Time		145		ms	Averaging enabled
Total Monitoring Cycle Time		19		ms	Averaging disabled
Input Resistance	40	80		kΩ	For V <sub>CCP</sub> channel
	80	140		kΩ	For all other channels
FAN RPM-TO-DIGITAL CONVERTER					
Accuracy			±5	%	$0^{\circ}C \leq T_A \leq 70^{\circ}C$
			±7	%	$-40^{\circ}C \le T_{A} \le +120^{\circ}C$
Full-Scale Count			65,535		
Nominal Input RPM		109		RPM	Fan count = 0xBFFF
		329		RPM	Fan count = 0x3FFF
		5000		RPM	Fan count = 0x0438
		10000		RPM	Fan count = 0x021C
OPEN-DRAIN DIGITAL OUTPUTS, PWM1 TO PWM3, XTO	I				Ι
Current Sink, I <sub>OL</sub>	1		8.0	mA	$I_{OUT} = -8.0 \text{ mA}$
Output Low Voltage, Vol	I			0.4	V
High Level Output Current, I <sub>oH</sub>		0.1	20	μΑ	V <sub>OUT</sub> = V <sub>CC</sub>
OPEN-DRAIN SERIAL DATA BUS OUTPUT (SDA)				Pr. 1	
	1		0.4	v	$I_{OUT} = -4.0 \text{ mA}$

Preliminary Technical Data

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
High Level Output Current, I <sub>OH</sub>		0.1	1.0	μΑ	$V_{OUT} = V_{CC}$
SMBUS DIGITAL INPUTS (SCL, SDA)					
Input High Voltage, V <sub>IH</sub>	2.0			V	
Input Low Voltage, V <sub>IL</sub>			0.4	V	
Hysteresis		500		mV	
DIGITAL INPUT LOGIC LEVELS (TACH INPUTS)					
Input High Voltage, V <sub>IH</sub>	2.0			V	
			3.6	V	Maximum input voltage
Input Low Voltage, V <sub>IL</sub>			0.8	v	
pat 2011 10114ge, 112	-0.3		0.0	V	Minimum input voltage
Hysteresis	0.0	0.5		V p-p	
DIGITAL INPUT LOGIC LEVELS (THERM) ADTL+					
Input High Voltage, V <sub>II</sub>	0.75 ×	V	1	I	
	Vcc				
Input Low Voltage, V <sub>IL</sub>		•	0.4	V	
DIGITAL INPUT CURRENT					·
Input High Current, I⊪	-1			μΑ	$V_{IN} = V_{CC}$
Input Low Current, I <sub>IL</sub>			1	μΑ	$V_{IN} = 0$
Input Capacitance, C <sub>IN</sub>		5		pF	
SERIAL BUS TIMING					See Figure 2
Clock Frequency, fsclk	10		400	kHz	
Glitch Immunity, t <sub>sw</sub>			50	ns	
Bus Free Time, tBUF	4.7			μs	
Start Setup Time, t <sub>su;sta</sub>	4.7			μs	
Start Hold Time, tHD;STA	4.0			μs	
SCL Low Time, t <sub>LOW</sub>	4.7			μs	
SCL High Time, t <sub>HIGH</sub>	4.0		50	μs	
SCL, SDA Rise Time, t <sub>r</sub>			1000	ns	
SCL, SDA Fall Time, t <sub>f</sub>			300	μs	
Data Setup Time, t <sub>su;DAT</sub>	250			ns	
Data Hold Time, thd;dat	300			ns	
Detect Clock Low Timeout, t <sub>TIMEOUT</sub>	15		35	ms	Can be optionally disabled




Figure 2. Serial Bus Timing Diagram

# Absolute Maximum Ratings.

Table 2.	
Parameter	Rating

Positive Supply Voltage (V <sub>CC</sub> )	3.6 V
Maximum Voltage on all open-drain outputs	3.6 V
Voltage on Any Input or Output Pin	–0.3 V to +4.2 V
Input Current at Any Pin	±5 mA
Package Input Current	±20 mA

Maximum Junction Temperature (T <sub>JMAX</sub> )	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature, Soldering	
IR Reflow Peak Temperature	220°C
Lead Temperature (Soldering 10 s)	300°C
ESD rating	1000 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# THERMAL CHARACTERISTICS

24-pin QSOP package:


$$\label{eq:theta_JA} \begin{split} \theta_{JA} &= 150^{\circ}C/W \\ \theta_{JC} &= 39^{\circ}C/W \end{split}$$


## **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





#### Table 3. Pin Function Descriptions

Pin								
No.	Mnemonic	Description						
1	SCL	Digital Input (Open Drain). SMBus serial clock input. Requires SMBus pull-up.						
2	GND	Ground Pin for the ADT7475.						
3	Vcc	Power Supply. Can be powered by 3.3 V standby, if monitoring in low power states is required. V <sub>CC</sub> is also monitored through this pin. The ADT7475 can also be powered from a 5 V supply. Setting Bit 7 of Configuration Register 1 (Reg 0x40) rescales the V <sub>CC</sub> input attenuators to correctly measure a 5 V supply.						
4	ТАСН3	Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 3.						
5 PWM2 Digital Output (Open Drain). Requires 10 kΩ typical pull-up. Pulse width modulated output to control Fan 2 spee Can be configured as a high or low frequency drive.								
	SMBALERT	Digital Output (Open Drain). This pin can be reconfigured as an SMBALERT interrupt output to signal out-of-limit conditions.						
6	TACH1	Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 1.						
7	TACH2	Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 2.						
8	PWM3	Digital I/O (Open Drain). Pulse width modulated output to control the speed of Fan 3 and Fan 4. Requires 10 k $\Omega$ typical pull-up. Can be configured as a high or low frequency drive.						
9	TACH4	Digital Input (Open Drain). Fan tachometer input to measure speed of Fan 4.						
	GPIO	General Purpose Open Drain Digital I/O.						
	THERM	Alternatively, the pin can be reconfigured as a bidirectional THERM pin, which can be used to time and monitor assertions on the THERM input. For example, the pin can be connected to the PROCHOT output of an Intel Pentium 4 processor or to the output of a trip point temperature sensor. This pin can be used as an output to signal overtemperature conditions.						
	SMBALERT	Digital Output (Open Drain). This pin can be reconfigured as an SMBALERT interrupt output to signal out-of-limit						
		conditions.						
10	D2-	Cathode Connection to Second Thermal Diode.						
11	D2+	Anode Connection to Second Thermal Diode.						
12	D1–	Cathode Connection to First Thermal Diode.						
13	D1+	Anode Connection to First Thermal Diode.						
14	VCCP	Analog Input. Monitors processor core voltage (0 V – 3 V).						
15	PWM1	Digital Output (Open Drain). Pulse-width modulated output to control Fan 1 speed. Requires 10 k $\Omega$ typical pull-up.						
	хто	Also functions as the output from the XNOR tree in XNOR test mode.						
16	SDA	Digital I/O (Open Drain). SMBus bidirectional serial data. Requires 10 k $\Omega$ typical pull-up.						

# **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 4. Temperature Error vs. Capacitance between D+ and D-




Figure 5. External Temperature Error vs. D+/D- Capacitance




Figure 6. Temperature Error vs. PCB Resistance




Figure 7. Remote Temperature Error vs. Common Mode Noise Frequency




Figure 8. Remote Temperature Error vs. Differential Mode Noise Frequency




Figure 9. Normal IDD vs. Power Supply




Figure 10. Shutdown IDD vs. Power Supply




Figure 11. Internal Temperature Error vs. Power Supply




Figure 12. Remote Temperature Error vs. Power Supply Noise Frequency

# **Preliminary Technical Data**




Figure 13. Internal Temperature Error vs. ADT7475 Temperature




Figure 14. Remote Temperature Error vs. ADT7475 Temperature

# **PRODUCT DESCRIPTION**

The ADT7475 is a complete thermal monitor and multiple fan controller for any system requiring thermal monitoring and cooling. The device communicates with the system via a serial system management bus. The serial bus controller has a serial data line for reading and writing addresses and data (Pin 16), and an input line for the serial clock (Pin 1). All control and programming functions for the ADT7475 are performed over the serial bus. In addition, a pin can be reconfigured as an SMBALERT output to signal out-of-limit conditions.

# QUICK COMPARISON BETWEEN ADT7473 AND ADT7475

- The ADT7473 supports Advanced Dynamic Tmin features while the ADT7475 does not.
- Acoustic smoothing is improved on the ADT7475.
- THERM can be selected as an output only on the ADT7475.
- The ADT7475 has 2 additional configuration registers.
- The ADT7475 has other minor register changes.

# **RECOMMENDED IMPLEMENTATION**

Configuring the ADT7475 as in Figure 15 allows the system designer to use the following features:

- Two PWM outputs for fan control of up to three fans (the front and rear chassis fans are connected in parallel).
- Three TACH fan speed measurement inputs.
- V<sub>CC</sub> measured internally through Pin 3.
- CPU temperature measured using Remote 1 temperature channel.
- Ambient temperature measured through Remote 2 temperature channel.
- Bidirectional THERM pin. This feature allows Intel Pentium 4 PROCHOT monitoring and can function as an overtemperature THERM output. It can alternatively be programmed as an SMBALERT system interrupt output.




Figure 15. ADT7475 Configuration

# SERIAL BUS INTERFACE

On PCs and servers, control of the ADT7475 is carried out using the serial system management bus (SMBus). The ADT7475 is connected to this bus as a slave device, under the control of a master controller, which is usually (but not necessarily) the ICH.

The ADT7475 has a fixed 7-bit serial bus address of 0101110 or 0x2E. The read/write bit must be added to get the 8-bit address (01011100 or 0x5C). Data is sent over the serial bus in sequences of nine clock pulses: eight bits of data followed by an acknowledge bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, because a low-to-high transition when the clock is high might be interpreted as a stop signal. The number of data bytes that can be transmitted over the serial bus in a single read or write operation is limited only by what the master and slave devices can handle.

When all data bytes have been read or written, stop conditions are established. In write mode, the master pulls the data line high during the tenth clock pulse to assert a stop condition. In read mode, the master device overrides the acknowledge bit by pulling the data line high during the low period before the ninth clock pulse. This is known as No Acknowledge. The master then takes the data line low during the low period before the tenth clock pulse, and then high during the tenth clock pulse to assert a stop condition.

Any number of bytes of data can be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation, because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation. In the ADT7475, write operations contain either one or two bytes, and read operations contain one byte and perform the following functions. To write data to one of the device data registers or read data from it, the address pointer register must be set so that the correct data register is addressed, then data can be written into that register or read from it. The first byte of a write operation always contains an address that is stored in the address pointer register. If data is to be written to the device, then the write operation contains a second data byte that is written to the register selected by the address pointer register.

This write operation is illustrated in Figure 16. The device address is sent over the bus, and then  $R/\overline{W}$  is set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the address pointer register. The second data byte is the data to be written to the internal data register.

When reading data from a register, there are two possibilities:

• If the ADT7475's address pointer register value is unknown or not the desired value, it must first be set to the correct value before data can be read from the desired data register. This is done by performing a write to the ADT7475 as before, but only the data byte containing the register address is sent, because no data is written to the register. This is shown in Figure 17.

A read operation is then performed consisting of the serial bus address,  $R/\overline{W}$  bit set to 1, followed by the data byte read from the data register. This is shown in Figure 18.

• If the address pointer register is known to be already at the desired address, data can be read from the corresponding data register without first writing to the address pointer register, as shown in Figure 18.




Figure 16. Writing a Register Address to the Address Pointer Register, then Writing Data to the Selected Register

**Preliminary Technical Data** 




Figure 18. Reading Data from a Previously Selected Register

It is possible to read a data byte from a data register without first writing to the address pointer register, if the address pointer register is already at the correct value. However, it is not possible to write data to a register without writing to the address pointer register, because the first data byte of a write is always written to the address pointer register.

In addition to supporting the send byte and receive byte protocols, the ADT7475 also supports the read byte protocol. (See *System Management Bus Specifications Rev. 2* for more information. This document is available from Intel.)

If several read or write operations must be performed in succession, the master can send a repeat start condition instead of a stop condition to begin a new operation.

# WRITE OPERATIONS

The SMBus specification defines several protocols for different types of read and write operations. The ones used in the ADT7475 are discussed below. The following abbreviations are used in the diagrams:

- S START
- P STOP
- R READ
- W WRITE
- A ACKNOWLEDGE
- A NO ACKNOWLEDGE

The ADT7475 uses the following SMBus write protocols.

#### Send Byte

In this operation, the master device sends a single command byte to a slave device as follows:

1. The master device asserts a start condition on SDA.

2. The master sends the 7-bit slave address followed by the write bit (low).

ADT7475

- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.
- 5. The slave asserts ACK on SDA.
- 6. The master asserts a stop condition on SDA and the transaction ends.

For the ADT7475, the send byte protocol is used to write a register address to RAM for a subsequent single byte read from the same address. This operation is illustrated in Figure 19.

1	2		3	4	5	6	_
s	SLAVE ADDRESS	w	A	REGISTER ADDRESS	A	Ρ	04498-0-008

Figure 19. Setting a Register Address for Subsequent Read

If the master is required to read data from the register immediately after setting up the address, it can assert a repeat start condition immediately after the final ACK and carry out a single byte read without asserting an intermediate stop condition.

#### Write Byte

In this operation, the master device sends a command byte and one data byte to the slave device, as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends a command code.

- 5. The slave asserts ACK on SDA.
- 6. The master sends a data byte.
- 7. The slave asserts ACK on SDA.
- 8. The master asserts a stop condition on SDA to end the transaction.

This operation is illustrated in Figure 20.



Figure 20. Single Byte Write to a Register

### **READ OPERATIONS**

The ADT7475 uses the following SMBus read protocols.

#### **Receive Byte**

This operation is useful when repeatedly reading a single register. The register address must have been set up previously. In this operation, the master device receives a single byte from a slave device, as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the read bit (high).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master receives a data byte.
- 5. The master asserts NO ACK on SDA.
- 6. The master asserts a stop condition on SDA and the transaction ends.

In the ADT7475, the receive byte protocol is used to read a single byte of data from a register whose address has previously been set by a send byte or write byte operation. This operation is illustrated in Figure 21.



Figure 21. Single Byte Read from a Register

#### **Alert Response Address**

Alert response address (ARA) is a feature of SMBus devices that allows an interrupting device to identify itself to the host when multiple devices exist on the same bus.

The <u>SMBALERT</u> output can be used as either an interrupt output or an <u>SMBALERT</u>. One or more outputs can be

connected to a common <u>SMBALERT</u> line connected to the master. If a device's <u>SMBALERT</u> line goes low, the following procedure occurs:

- 1. SMBALERT is pulled low.
- 2. The master initiates a read operation and sends the alert response address (ARA = 0001 100). This is a general call address that must not be used as a specific device address.
- 3. The device whose SMBALERT output is low responds to the alert response address, and the master reads its device address. The address of the device is now known and can be interrogated in the usual way.
- 4. If more than one device's SMBALERT output is low, the one with the lowest device address has priority in accordance with normal SMBus arbitration.
- 5. Once the ADT7475 has responded to the alert response address, the master must read the status registers and the SMBALERT is cleared only if the error condition has gone away.

### **SMBUS TIMEOUT**

The ADT7475 includes an SMBus timeout feature. If there is no SMBus activity for 35 ms, the ADT7475 assumes that the bus is locked and releases the bus. This prevents the device from locking or holding the SMBus expecting data. Some SMBus controllers cannot handle the SMBus timeout feature, so it can be disabled.

#### Configuration Register 1(Reg. 0x40)

<6> TODIS = 0, SMBus timeout enabled (default).

<6> TODIS = 1, SMBus timeout disabled.

### **VOLTAGE MEASUREMENT INPUT**

The ADT7475 has one external voltage measurement channel. It can also measure its own supply voltage, V<sub>CC</sub>. Pin 14 can measure V<sub>CCP</sub>. The V<sub>CC</sub> supply voltage measurement is carried out through the V<sub>CC</sub> pin (Pin 3). Setting Bit 7 of Configuration Register 1 (Reg. 0x40) allows a 5 V supply to power the ADT7475 and be measured without overranging the V<sub>CC</sub> measurement channel. The V<sub>CCP</sub> input can be used to monitor a chipset supply voltage in computer systems.

# ANALOG-TO-DIGITAL CONVERTER

All analog inputs are multiplexed into the on-chip, successive approximation, analog-to-digital converter. This has a resolution of 10 bits. The basic input range is 0 V to 2.25 V, but the input has built-in attenuators to allow measurement of  $V_{CCP}$  without any external components. To allow for the tolerance of the supply voltage, the ADC produces an output of 3/4 full scale (decimal 768 or 300 hex) for the nominal input voltage and so has adequate headroom to deal with overvoltages.

# **INPUT CIRCUITRY**

The internal structure for the  $V_{CCP}$  analog input is shown in Figure 22. The input circuit consists of an input protection diode, an attenuator, plus a capacitor to form a first-order low-pass filter that gives the input immunity to high frequency noise.




Figure 22. Structure of Analog Inputs

### **VOLTAGE MEASUREMENT REGISTERS**

Reg.  $0x21 V_{CCP}$  Reading = 0x00 default

Reg.  $0x22 V_{CC}$  Reading = 0x00 default

### **V**<sub>CCP</sub> LIMIT REGISTERS

Associated with the  $V_{CCP}$  measurement channel is a high and low limit register. Exceeding the programmed high or low limit causes the appropriate status bit to be set. Exceeding either limit can also generate SMBALERT interrupts.

Reg.  $0x46 V_{CCP}$  Low Limit = 0x00 default

Reg.  $0x47 V_{CCP}$  High Limit = 0xFF default

Table 4 shows the input ranges of the analog inputs and output codes of the 10-bit ADC.

When the ADC is running, it samples and converts a voltage input in 711  $\mu$ s and averages 16 conversions to reduce noise; a measurement takes nominally 11.38 ms.

# ADDITIONAL ADC FUNCTIONS FOR VOLTAGE MEASUREMENTS

A number of other functions are available on the ADT7475 to offer the system designer increased flexibility.

### Turn-Off Averaging

For each voltage measurement read from a value register, 16 readings have actually been made internally and the results averaged before being placed into the value register. For instances where faster conversions are needed, setting Bit 4 of Configuration Register 2 (Reg. 0x73) turns averaging off. This effectively gives a reading 16 times faster (711 µs), but the reading may be noisier.

### **Bypass Voltage Input Attenuator**

Setting Bit 5 of Configuration Register 2 (Reg. 0x73) removes the attenuation circuitry from the  $V_{CCP}$  input. This allows the user to directly connect external sensors or to rescale the analog voltage measurement inputs for other applications. The input range of the ADC without the attenuators is 0 V to 2.25 V.

#### Single-Channel ADC Conversion

Setting Bit 6 of Configuration Register 2 (Reg. 0x73) places the ADT7475 into single-channel ADC conversion mode. In this mode, the ADT7475 can be made to read a single voltage channel only. If the internal ADT7475 clock is used, the selected input is read every 711 µs. The appropriate ADC channel is selected by writing to Bits <7:5> of the TACH1 minimum high byte register (0x55).

Bits <7:5> Reg. 0x55	Channel Selected
001	V <sub>CCP</sub>
010	Vcc
101	Remote 1 Temperature
110	Local Temperature
111	Remote 2 Temperature

#### Configuration Register 2 (Reg. 0x73)

<**4**> = **1**, averaging off.

<5> = 1, bypass input attenuators.

<6> = 1, single-channel convert mode.

# TACH1 Minimum High Byte (Reg. 0x55)

<7:5> selects ADC channel for single-channel convert mode.

A/D Output							
V <sub>cc</sub> (3.3 V <sub>IN</sub> ) <sup>1</sup>	V <sub>CCP</sub>	Decimal	Binary (10 Bits)				
<0.0042	<0.00293	0	0000000 00				
0.0042-0.0085	0.0293-0.0058	1	0000000 01				
0.0085-0.0128	0.0058-0.0087	2	0000000 10				
0.0128-0.0171	0.0087-0.0117	3	00000000 11				
0.0171-0.0214	0.0117-0.0146	4	0000001 00				
0.0214-0.0257	0.0146-0.0175	5	0000001 01				
0.0257-0.0300	0.0175-0.0205	6	0000001 10				
0.0300-0.0343	0.0205-0.0234	7	00000001 11				
0.0343-0.0386	0.0234-0.0263	8	00000010 00				
		•					
		•					
		•					
1.100-1.1042	0.7500-0.7529	256 (1/4-scale)	01000000 00				
		•					
		•					
		•					
2.200-2.2042	1.5000-1.5029	512 (1/2-scale)	1000000 00				
		•					
		•					
		•					
3.300-3.3042	2.2500-2.2529	768 (3/4 scale)	11000000 00				
		•					
		•					
		•					
4.3527-4.3570	2.9677-2.9707	1013	11111101 01				
4.3570-4.3613	2.9707-2.9736	1014	11111101 10				
4.3613-4.3656	2.9736-2.9765	1015	11111101 11				
4.3656-4.3699	2.9765-2.9794	1016	1111110 00				
4.3699–4.3742	2.9794-2.9824	1017	111111001				
4.3742-4.3785	2.9824-2.9853	1018	1111110 10				
4.3785-4.3828	2.9853-2.9882	1019	111111011				
4.3828-4.3871	2.9882-2.9912	1020	1111111100				
4.3871–4.3914	2.9912-2.9941	1021	1111111101				
4.3914–4.3957	2.9941-2.9970	1022	11111111 10				
>4.3957	>2.9970	1023	11111111 11				

<sup>1</sup> The V<sub>cC</sub> output codes listed assume that V<sub>cC</sub> is 3.3 V. If V<sub>cC</sub> input is reconfigured for 5 V operation (by setting Bit 7 of Configuration Register 1), then the V<sub>cC</sub> output codes are the same as for the 5 V<sub>N</sub> column.

#### **TEMPERATURE MEASUREMENT METHOD**

A simple method of measuring temperature is to exploit the negative temperature coefficient of a diode, measuring the baseemitter voltage ( $V_{BE}$ ) of a transistor, operated at constant current. Unfortunately, this technique requires calibration to null out the effect of the absolute value of  $V_{BE}$ , which varies from device to device.

The technique used in the ADT7475 is to measure the change in  $V_{BE}$  when the device is operated at three different currents. Previous devices have used only two operating currents, but the

use of a third current allows automatic cancellation of resistances in series with the external temperature sensor.

Figure 24 shows the input signal conditioning used to measure the output of an external temperature sensor. This figure shows the external sensor as a substrate transistor, but it could equally be a discrete transistor. If a discrete transistor is used, the collector is not grounded and should be linked to the base. To prevent ground noise from interfering with the measurement, the more negative terminal of the sensor is not referenced to ground, but is biased above ground by an internal diode at the D– input. C1 can optionally be added as a noise filter

(recommended maximum value 1000 pF). However, a better option in noisy environments is to add a filter, as described in the Noise Filtering section.

#### Local Temperature Measurement

The ADT7475 contains an on-chip band gap temperature sensor whose output is digitized by the on-chip 10-bit ADC. The 8-bit MSB temperature data is stored in the local temperature register (Address 26h). Because both positive and negative temperatures can be measured, the temperature data is stored in Offset 64 format or twos complement format, as shown in Table 5 and Table 6. Theoretically, the temperature sensor and ADC can measure temperatures from  $-128^{\circ}$ C to  $+127^{\circ}$ C (or  $-61^{\circ}$ C to  $+191^{\circ}$ C in the extended temperature range) with a resolution of 0.25°C. However, this exceeds the operating temperature range of the device, so local temperature measurements outside the ADT7475 operating temperature range are not possible.

#### **Remote Temperature Measurement**

The ADT7475 can measure the temperature of two remote diode sensors or diode-connected transistors connected to Pins 10 and 11, or 12 and 13.

The forward voltage of a diode or diode-connected transistor operated at a constant current exhibits a negative temperature coefficient of about  $-2 \text{ mV/}^{\circ}\text{C}$ . Unfortunately, the absolute value of  $V_{BE}$  varies from device to device and individual calibration is required to null this out, so the technique is unsuitable for mass production. The technique used in the ADT7475 is to measure the change in  $V_{BE}$  when the device is operated at three different currents. This is given by

$$\Delta V_{BE} = KT / q \times \ln(N)$$

where:

K is Boltzmann's constant. q is the charge on the carrier. T is the absolute temperature in Kelvin. N is the ratio of the two currents.

Figure 23 shows the input signal conditioning used to measure the output of a remote temperature sensor. This figure shows the external sensor as a substrate transistor, provided for temperature monitoring on some microprocessors. It could also be a discrete transistor such as a 2N3904/2N3906.




Figure 23. Signal Conditioning for Remote Diode Temperature Sensors

If a discrete transistor is used, the collector is not grounded and should be linked to the base. If a PNP transistor is used, the base is connected to the D– input and the emitter to the D+ input. If an NPN transistor is used, the emitter is connected to the D– input and the base to the D+ input. Figure 25 and Figure 26 show how to connect the ADT7475 to an NPN or PNP transistor for temperature measurement. To prevent ground noise from interfering with the measurement, the more negative terminal of the sensor is not referenced to ground, but is biased above ground by an internal diode at the D– input.

To measure  $\Delta V_{BE}$ , the operating current through the sensor is switched among three related currents. Shown in Figure 23, N1 × I and N2 × I are different multiples of the current I. The currents through the temperature diode are switched between I and N1 × I, giving  $\Delta V_{BE1}$ , and then between I and N2 × I, giving  $\Delta V_{BE2}$ . The temperature can then be calculated using the two  $\Delta V_{BE}$  measurements. This method can also cancel the effect of any series resistance on the temperature measurement.

The resulting  $\Delta V_{BE}$  waveforms are passed through a 65 kHz low-pass filter to remove noise and then to a chopper-stabilized amplifier. This amplifies and rectifies the waveform to produce a dc voltage proportional to  $\Delta V_{BE}$ . The ADC digitizes this voltage, and a temperature measurement is produced. To reduce the effects of noise, digital filtering is performed by averaging the results of 16 measurement cycles.

The results of remote temperature measurements are stored in 10-bit, twos complement format, as listed in Table 5. The extra resolution for the temperature measurements is held in the Extended Resolution Register 2 (Reg. 0x77). This gives temperature readings with a resolution of 0.25°C.

#### **Noise Filtering**

For temperature sensors operating in noisy environments, previous practice was to place a capacitor across the D+ and D– pins to help combat the effects of noise. However, large capacitances affect the accuracy of the temperature measurement, leading to a recommended maximum capacitor value of 1000 pF. This capacitor reduces the noise, but does not eliminate it, making use of the sensor difficult in a very noisy environment. The ADT7475 has a major advantage over other devices for eliminating the effects of noise on the external sensor. Using the series resistance cancellation feature, a filter can be constructed between the external temperature sensor and the part. The effect of any filter resistance seen in series with the remote sensor is automatically canceled from the temperature result.

The construction of a filter allows the ADT7475 and the remote temperature sensor to operate in noisy environments. Figure 24 shows a low-pass R-C-R filter, with the following values:

 $R = 100 \Omega$ , C = 1 nF

This filtering reduces both common-mode noise and differential noise.




Figure 24. Filter between Remote Sensor and ADT7475

## SERIES RESISTANCE CANCELLATION

Parasitic resistance to the ADT7475 D+ and D– inputs (seen in series with the remote diode) is caused by a variety of factors including PCB track resistance and track length. This series resistance appears as a temperature offset in the remote sensor's temperature measurement. This error typically causes a 0.5°C offset per  $\Omega$  of parasitic resistance in series with the remote diode.

The ADT7475 automatically cancels out the effect of this series resistance on the temperature reading, giving a more accurate result without the need for user characterization of this resistance. The ADT7475 is designed to automatically cancel, typically, up to  $3 \text{ k}\Omega$  of resistance. By using an advanced temperature measurement method, this is transparent to the user. This feature allows resistances to be added to the sensor path to produce a filter, allowing the part to be used in noisy environments. See the Noise Filtering section for details.

### FACTORS AFFECTING DIODE ACCURACY Remote Sensing Diode

The ADT7475 is designed to work with either substrate transistors built into processors or discrete transistors. Substrate transistors are generally PNP types with the collector connected to the substrate. Discrete types can be either PNP or NPN transistors connected as a diode (base-shorted to the collector). If an NPN transistor is used, the collector and base are connected to D+ and the emitter is connected to D–. If a PNP transistor is used, the collector and base are connected to D– and the emitter is connected to D– and the emitter is connected to D+.

To reduce the error due to variations in both substrate and discrete transistors, a number of factors should be taken into consideration:

• The ideality factor,  $n_{\rm f}$ , of the transistor is a measure of the deviation of the thermal diode from ideal behavior. The ADT7475 is trimmed for an  $n_{\rm f}$  value of 1.008. Use the following equation to calculate the error introduced at a temperature T (°C), when using a transistor whose  $n_{\rm f}$  does not equal 1.008. See the processor data sheet for the  $n_{\rm f}$  values.

 $\Delta T = (n_f - 1.008) / 1.008 \times (273.15 \text{ K} + T)$ 

To factor this in, the user can write the  $\Delta T$  value to the offset register. The ADT7475 then automatically adds it to or subtracts it from the temperature measurement.

• Some CPU manufacturers specify the high and low current levels of the substrate transistors. The high current level of the ADT7475,  $I_{HIGH}$ , is 96  $\mu$ A and the low level current,  $I_{LOW}$ , is 6  $\mu$ A. If the ADT7475 current levels do not match the current levels specified by the CPU manufacturer, it might be necessary to remove an offset. The CPU's data sheet advises whether this offset needs to be removed and how to calculate it. This offset can be programmed to the offset register. It is important to note that, if more than one offset must be considered, the algebraic sum of these offsets must be programmed to the offset register.

If a discrete transistor is used with the ADT7475, the best accuracy is obtained by choosing devices according to the following criteria:

- Base-emitter voltage greater than 0.25 V at 6 µA, at the highest operating temperature.
- Base-emitter voltage less than 0.95 V at 100 μA, at the lowest operating temperature.
- Base resistance less than 100  $\Omega$ .
- Small variation in h<sub>FE</sub> (say 50 to 150) that indicates tight control of V<sub>BE</sub> characteristics.

Transistors, such as 2N3904, 2N3906, or equivalents in SOT-23 packages, are suitable devices to use.

# **Preliminary Technical Data**

#### Table 5. Temperature Data Format

Temperature	Digital Output (10-Bit) <sup>1</sup>	
–128°C	1000 0000 <b>00</b>	
–125°C	1000 0011 <b>00</b>	
–100°C	1001 1100 <b>00</b>	
–75°C	1011 0101 <b>00</b>	
–50°C	1100 1110 <b>00</b>	
–25°C	1110 0111 <b>00</b>	
–10°C	1111 0110 <b>00</b>	
0°C	0000 0000 <b>00</b>	
10.25°C	0000 1010 <b>01</b>	
25.5°C	0001 1001 <b>10</b>	
50.75°C	0011 0010 <b>11</b>	
75°C	0100 1011 <b>00</b>	
100°C	0110 0100 <b>00</b>	
125°C	0111 1101 <b>00</b>	
127°C	0111 1111 <b>00</b>	

 $^1$ Bold numbers denote 2 LSB of measurement in Extended Resolution Register 2 (Reg. 0x77) with 0.25°C resolution.

#### Table 6. Extended Range, Temperature Data Format

Temperature	Digital Output (10-Bit) <sup>1</sup>
–64°C	0000 0000 <b>00</b>
−1°C	0011 1111 <b>00</b>
0°C	0100 0000 <b>00</b>
1°C	0100 0001 <b>00</b>
10°C	0100 1010 <b>00</b>
25°C	0101 1001 <b>00</b>
50°C	0111 0010 <b>00</b>
75°C	1000 1001 <b>00</b>
100°C	1010 0100 <b>00</b>
125°C	1011 1101 <b>00</b>
191°C	1111 1111 <b>00</b>

<sup>1</sup> Bold numbers denote 2 LSB of measurement in Extended Resolution Register 2 (Reg. 0x77) with 0.25°C resolution.




Figure 25. Measuring Temperature Using an NPN Transistor




Figure 26. Measuring Temperature Using a PNP Transistor

#### Nulling Out Temperature Errors

As CPUs run faster, it is getting more difficult to avoid high frequency clocks when routing the D+/D- traces around a system board. Even when recommended layout guidelines are followed, some temperature errors may still be attributable to noise coupled onto the D+/D- lines. Constant high frequency noise usually attenuates or increases temperature measurements by a linear, constant value.

The ADT7475 has temperature offset registers at Addresses 0x70, 0x72 for the Remote 1 and Remote 2 temperature channels. By doing a one-time calibration of the system, the user can determine the offset registers board noise and null it out using the offset registers. The offset registers automatically add a twos complement 8-bit reading to every temperature measurement. The LSBs add 0.5°C offset to the temperature reading so the 8-bit register effectively allows temperature offsets of up to  $\pm 64$ °C with a resolution of 0.5°C. This ensures that the readings in the temperature measurement registers are as accurate as possible.

#### **Temperature Offset Registers**

Reg. 0x70 Remote 1 Temperature Offset = 0x00 (0°C default)

Reg. 0x71 Local Temperature Offset = 0x00 (0°C default)

Reg. 0x72 Remote 2 Temperature Offset = 0x00 (0°C default)

#### ADT7467/ADT7475 Backwards Compatible Mode

By setting Bit 1 of Configuration Register 5 (0x7C), all temperature measurements are stored in the Zone Temp value registers (0x25, 0x26, and 0x27) in twos complement in the range  $-64^{\circ}$ C to +127°C. (The ADT7467 still makes calculations based on the Offset64 extended range and clamps the results, if necessary.) The temperature limits must be reprogrammed in twos complement. If a twos complement temperature below  $-63^{\circ}$ C is entered, the temperature is clamped to  $-63^{\circ}$ C. In this mode, the diode fault condition remains  $-128^{\circ}$ C = 1000 0000, while in the extended temperature range ( $-64^{\circ}$ C to  $+191^{\circ}$ C), the fault condition is represented by  $-64^{\circ}$ C = 0000 0000.

#### **Temperature Measurement Registers**

Reg. 0x25 Remote 1 Temperature

Reg. 0x26 Local Temperature

Reg. 0x27 Remote 2 Temperature

Reg. 0x77 Extended Resolution 2 = 0x00 default

<7:6> TDM2, Remote 2 temperature LSBs.

<5:4> LTMP, local temperature LSBs.

<3:2> TDM1, Remote 1 temperature LSBs.

#### **Temperature Measurement Limit Registers**

Associated with each temperature measurement channel are high and low limit registers. Exceeding the programmed high or low limit causes the appropriate status bit to be set. Exceeding either limit can also generate SMBALERT interrupts.

Reg. 0x4E **Remote 1 Temperature Low Limit** = 0x01 default

Reg. 0x4F **Remote 1 Temperature High Limit** = 0x7F default

Reg. 0x50 **Local Temperature Low Limit** = 0x01 default

Reg. 0x51 Local Temperature High Limit = 0x7F default

Reg. 0x52 **Remote 2 Temperature Low Limit** = 0x01 default

Reg. 0x53 Remote 2 Temperature High Limit = 0x7F default

#### Reading Temperature from the ADT7475

It is important to note that temperature can be read from the ADT7475 as an 8-bit value (with 1°C resolution) or as a 10-bit value (with 0.25°C resolution). If only 1°C resolution is required, the temperature readings can be read back at any time and in no particular order.

If the 10-bit measurement is required, this involves a 2-register read for each measurement. The extended resolution register (Reg. 0x77) should be read first. This causes all temperature reading registers to be frozen until all temperature reading registers have been read from. This prevents an MSB reading from being updated while its two LSBs are being read and vice versa.

### ADDITIONAL ADC FUNCTIONS FOR TEMPERATURE MEASUREMENT

A number of other functions are available on the ADT7475 to offer the system designer increased flexibility.

#### Turn-Off Averaging

For each temperature measurement read from a value register, 16 readings have actually been made internally and the results averaged before being placed into the value register. Sometimes it is necessary to take a very fast measurement. Setting Bit 4 of Configuration Register 2 (Reg. 0x73) turns averaging off.

#### Table 7. Conversion Time with Averaging Disabled

Channel	Measurement Time
Voltage Channel	0.7 ms
Remote Temperature 1	7 ms
Remote Temperature 2	7 ms
Local Temperature	1.3 ms

#### Table 8. Conversion Time with Averaging Enabled

Channel	Measurement Time
Voltage Channels	11 ms
Remote Temperature	39 ms
Local Temperature	12 ms

#### Single-Channel ADC Conversions

Setting Bit 6 of Configuration Register 2 (Reg. 0x73) places the ADT7475 into single-channel ADC conversion mode. In this mode, the ADT7475 can be made to read a single temperature channel only. The appropriate ADC channel is selected by writing to Bits <7:5> of the TACH1 minimum high byte register (0x55).

Bits <7:5> Reg. 0x55	Channel Selected
101	Remote 1 temperature
110	Local temperature
111	Remote 2 temperature

#### Configuration Register 2 (Reg. 0x73)

<**4**> = **1**, averaging off.

<6> = 1, single-channel convert mode,

### TACH1 Minimum High Byte (Reg. 0x55)

<7:5> selects ADC channel for single-channel convert mode.

#### **Overtemperature Events**

Overtemperature events on any of the temperature channels can be detected and dealt with automatically in automatic fan speed control mode. Reg. 0x6A to Reg. 0x6C are the THERM limits. When a temperature exceeds its THERM limit, all PWM outputs run at the maximum PWM duty cycle (Reg. 0x38, Reg. 0x39, Reg. 0x3A). This effectively runs the fans at the fastest allowed speed. The fans stay running at this speed until the temperature drops below *THERM* minus *hysteresis*. (This can be disabled by setting the boost bit in Configuration Register 3, Bit 2, Reg. 0x78.) The hysteresis value for that THERM limit is the value programmed into Reg. 0x6D and Reg. 0x6E (hysteresis registers). The default hysteresis value is  $4^{\circ}$ C.




Figure 27. THERM Limit Operation

# LIMITS, STATUS REGISTERS, AND INTERRUPTS LIMIT VALUES

Associated with each measurement channel on the ADT7475 are high and low limits. These can form the basis of system status monitoring; a status bit can be set for any out-of-limit condition and detected by polling the device. Alternatively, SMBALERT interrupts can be generated to flag a processor or microcontroller of out-of-limit conditions.

#### 8-Bit Limits

The following is a list of 8-bit limits on the ADT7475.

Voltage Limit Registers

Reg.  $0x46 V_{CCP}$  Low Limit = 0x00 default

Reg.  $0x47 V_{CCP}$  High Limit = 0xFF default

Reg.  $0x48 V_{CC}$  Low Limit = 0x00 default

Reg.  $0x49 V_{CC}$  High Limit = 0xFF default

**Temperature Limit Registers** 

Reg. 0x4E **Remote 1 Temperature Low Limit** = 0x01 default

Reg. 0x4F Remote 1 Temperature High Limit = 0x7F default

Reg. 0x6A Remote 1 THERM Limit = 0x64 default

Reg. 0x50 Local Temperature Low Limit = 0x01 default

Reg. 0x51 Local Temperature High Limit = 0x7F default

Reg. 0x6B Local THERM Limit = 0x64 default

Reg. 0x52 **Remote 2 Temperature Low Limit** = 0x01 default

Reg. 0x53 **Remote 2 Temperature High Limit** = 0x7F default

Reg. 0x6C Remote 2 THERM Limit = 0x64 default

THERM Limit Register

Reg.  $0x7A \overline{\text{THERM}} \text{ Limit} = 0x00 \text{ default}$ 

#### 16-Bit Limits

The fan TACH measurements are 16-bit results. The fan TACH limits are also 16 bits, consisting of a high byte and low byte. Because fans running under speed or stalled are normally the only conditions of interest, only high limits exist for fan TACHs. Because the fan TACH period is actually being measured, exceeding the limit indicates a slow or stalled fan.

#### Fan Limit Registers

Reg. 0x54 TACH1 Minimum Low Byte = 0x00 default

Reg. 0x55 TACH1 Minimum High Byte = 0x00 default

Reg. 0x56 TACH2 Minimum Low Byte = 0x00 default

Reg. 0x57 TACH2 Minimum High Byte = 0x00 default Reg. 0x58 TACH3 Minimum Low Byte = 0x00 default Reg. 0x59 TACH3 Minimum High Byte = 0x00 default Reg. 0x5A TACH4 Minimum Low Byte = 0x00 default Reg. 0x5B TACH4 Minimum High Byte = 0x00 default

#### **Out-of-Limit Comparisons**

Once all limits have been programmed, the ADT7475 can be enabled for monitoring. The ADT7475 measures all voltage and temperature measurements in round-robin format and sets the appropriate status bit for out-of-limit conditions. TACH measurements are not part of this round-robin cycle. Comparisons are done differently depending on whether the measured value is being compared to a high or low limit.

#### High Limit: > Comparison Performed

#### Low Limit: ≤ Comparison Performed

Voltage and temperature channels use a window comparator for error detecting and, therefore, have high and low limits. Fan speed measurements use only a low limit. This fan limit is needed only in manual fan control mode.

#### Analog Monitoring Cycle Time

The analog monitoring cycle begins when a 1 is written to the start bit (Bit 0) of Configuration Register 1 (Reg. 0x40). By default, the ADT7463 powers up with this bit set. The ADC measures each analog input in turn and, as each measurement is completed, the result is automatically stored in the appropriate value register. This round-robin monitoring cycle continues unless disabled by writing a 0 to Bit 0 of Configuration Register 1.

As the ADC is normally left to free-run in this manner, the time taken to monitor all the analog inputs is normally not of interest, because the most recently measured value of any input can be read out at any time.

For applications where the monitoring cycle time is important, it can easily be calculated. The total number of channels measured is

- One dedicated supply voltage input (V<sub>CCP</sub>)
- Supply voltage (V<sub>CC</sub> pin)
- Local temperature
- Two remote temperatures

As mentioned previously, the ADC performs round-robin conversions . The total monitoring cycle time for averaged voltage and temperature monitoring is 146 ms. The total monitoring cycle time for voltage and temperature monitoring with averaging disabled is 19 ms. The ADT7475 is a derivative of the ADT7467. As a result, the total conversion time in the ADT7475 is the same as the total conversion time of the ADT7467, even though the ADT7475 has less monitored channels.

Fan TACH measurements are made in parallel and are not synchronized with the analog measurements in any way.

# **STATUS REGISTERS**

The results of limit comparisons are stored in Status Registers 1 and 2. The status register bit for each channel reflects the status of the last measurement and limit comparison on that channel. If a measurement is within limits, the corresponding status register bit is cleared to 0. If the measurement is out-of-limits, the corresponding status register bit is set to 1.

The state of the various measurement channels can be polled by reading the status registers over the serial bus. In Bit 7 (OOL) of Status Register 1 (Reg. 0x41), 1 means that an out-of-limit event has been flagged in Status Register 2. This means that the user needs only to read Status Register 2 when this bit is set. Alternatively, Pin 5 or Pin 9 can be configured as an SMBALERT output. This automatically notifies the system supervisor of an out-of-limit condition. Reading the status registers clears the appropriate status bit as long as the error condition that caused the interrupt has cleared. Status register bits are "sticky." Whenever a status bit is set, indicating an outof-limit condition, it remains set even if the event that caused it has gone away (until read). The only way to clear the status bit is to read the status register after the event has gone away. Interrupt status mask registers (Reg. 0x74, 0x75) allow individual interrupt sources to be masked from causing an SMBALERT. However, if one of these masked interrupt sources goes out-oflimit, its associated status bit is set in the interrupt status registers.

#### Status Register 1 (Reg. 0x41)

**Bit 7 (OOL) = 1**, denotes a bit in Status Register 2 is set and Status Register 2 should be read.

**Bit 6 (R2T) = 1**, Remote 2 temperature high or low limit has been exceeded.

**Bit 5 (LT) = 1**, local temperature high or low limit has been exceeded.

**Bit 4 (R1T) = 1**, Remote 1 temperature high or low limit has been exceeded.

Bit 2 ( $V_{CC}$ ) = 1,  $V_{CC}$  high or low limit has been exceeded.

Bit 1 ( $V_{CCP}$ ) = 1,  $V_{CCP}$  high or low limit has been exceeded.

# **Preliminary Technical Data**

#### Status Register 2 (Reg. 0x42)

Bit 7 (D2) = 1, indicates an open or short on D2+/D2- inputs.

Bit 6 (D1) = 1, indicates an open or short on D1+/D1- inputs.

Bit 5 (F4P) = 1, indicates Fan 4 has dropped below minimum speed. Alternatively, indicates that the  $\overline{\text{THERM}}$  limit has been exceeded, if the  $\overline{\text{THERM}}$  function is used.

**Bit 4 (FAN3) = 1**, indicates Fan 3 has dropped below minimum speed.

**Bit 3 (FAN2) = 1**, indicates Fan 2 has dropped below minimum speed.

**Bit 2 (FAN1) = 1**, indicates Fan 1 has dropped below minimum speed.

**Bit 1 (OVT) = 1**, indicates a THERM overtemperature limit has been exceeded.

### SMBALERT Interrupt Behavior

The ADT7475 can be polled for status, or an SMBALERT interrupt can be generated for out-of-limit conditions. It is important to note how the SMBALERT output and status bits behave when writing interrupt handler software.




Figure 28. SMBALERT and Status Bit Behavior

Figure 28 shows how the SMBALERT output and "sticky" status bits behave. Once a limit is exceeded, the corresponding status bit is set to 1. The status bit remains set until the error condition subsides and the status register is read. The status bits are referred to as "sticky," because they remain set until read by software. This ensures that an out-of-limit event cannot be missed, if software is polling the device periodically. Note that the SMBALERT output remains low for the entire duration that a reading is out-of-limit and until the status register has been read. This has implications on how software handles the interrupt.

# **Preliminary Technical Data**

### Handling **SMBALERT** Interrupts

To prevent the system from being tied up servicing interrupts, it is recommend to handle the SMBALERT interrupt as follows:

- 1. Detect the SMBALERT assertion.
- 2. Enter the interrupt handler.
- 3. Read the status registers to identify the interrupt source.
- 4. Mask the interrupt source by setting the appropriate mask bit in the interrupt mask registers (Reg. 0x74, Reg. 0x75).
- 5. Take the appropriate action for a given interrupt source.
- 6. Exit the interrupt handler.
- Periodically poll the status registers. If the interrupt status bit has cleared, reset the corresponding interrupt mask bit to 0. This causes the <u>SMBALERT</u> output and status bits to behave as shown in Figure 29.




Figure 29. How Masking the Interrupt Source Affects SMBALERT Output

### Masking Interrupt Sources

Interrupt Mask Registers 1 and 2 are located at Addresses 0x74 and 0x75. These allow individual interrupt sources to be masked out to prevent SMBALERT interrupts. Note that masking an interrupt source prevents only the SMBALERT output from being asserted; the appropriate status bit is set normally.

# Interrupt Mask Register 1 (Reg. 0x74)

**Bit 7 (OOL) = 1**, masks SMBALERT for any alert condition flagged in Status Register 2.

Bit 6 (R2T) = 1, masks SMBALERT for Remote 2 temperature.

Bit 5 (LT) = 1, masks SMBALERT for local temperature.

Bit 4 (R1T) = 1, masks SMBALERT for Remote 1 temperature.

Bit 2 (V<sub>CC</sub>) = 1, masks  $\overline{\text{SMBALERT}}$  for V<sub>CC</sub> channel.

Bit 0 ( $V_{CCP}$ ) = 1, masks SMBALERT for  $V_{CCP}$  channel.

# Interrupt Mask Register 2 (Reg. 0x75)

Bit 7 (D2) = 1, masks SMBALERT for Diode 2 errors.

Bit 6 (D1) = 1, masks SMBALERT for Diode 1 errors.

Bit 5 (FAN4) = 1, masks SMBALERT for Fan 4 failure.

If the TACH4 pin is being used as the THERM input, this bit masks SMBALERT for a THERM event.

Bit 4 (FAN3) = 1, masks SMBALERT for Fan 3.

Bit 3 (FAN2) = 1, masks SMBALERT for Fan 2.

Bit 2 (FAN1) = 1, masks SMBALERT for Fan 1.

**Bit 1 (OVT) = 1**, masks SMBALERT for overtemperature (exceeding THERM limits).

# Enabling the SMBALERT Interrupt Output

The SMBALERT interrupt function is disabled by default. Pin 5 or Pin 9 can be reconfigured as an SMBALERT output to signal out-of-limit conditions.

Register	Bit Setting
Configuration Register 3 (Reg. 0x78)	<0> ALERT = 1

# Assigning THERM Functionality to a Pin

Pin 9 on the ADT7475 has four possible functions: SMBus ALERT, THERM, GPIO, and TACH4. The user chooses the required functionality by setting Bit 0 and Bit 1 of Configuration Register 4 at Address 0x7D.

Bit 0	Bit 1	Function	
00		TACH4	
01		THERM	
10		SMBus ALERT	
11		GPIO	

Once Pin 9 is configured as THERM, it must be enabled (Bit 1, Configuration Register 3 at Address 0x78).

# THERM as an Input

When  $\overline{\text{THERM}}$  is configured as an input, the user can time assertions on the  $\overline{\text{THERM}}$  pin. This can be useful for connecting to the  $\overline{\text{PROCHOT}}$  output of a CPU to gauge system performance.

The user can also set up the ADT7475 so that, when the THERM pin is driven low externally, the fans run at 100%. The fans run at 100% for the duration of the time that the THERM pin is pulled low. This is done by setting the BOOST bit (Bit 2) in Configuration Register 3 (Address = 0x78) to 1. This works only if the fan is already running, for example, in manual mode when the current duty cycle is above 0x00, or in automatic mode when the temperature is above  $T_{MIN}$ . If the temperature is below  $T_{MIN}$  or if the duty cycle in manual mode is set to 0x00, then pulling the THERM low externally has no effect. See Figure 30 for more information.




Figure 30. Asserting THERM Low as an Input in Automatic Fan Speed Control Mode

# THERM TIMER

The ADT7475 has an internal timer to measure THERM assertion time. For example, the THERM input can be connected to the PROCHOT output of a Pentium 4 CPU to measure system performance. The THERM input can also be connected to the output of a trip point temperature sensor.

The timer is started on the assertion of the ADT7475's THERM input and stopped when THERM is unasserted. The timer counts THERM times cumulatively, that is, the timer resumes counting on the next THERM assertion. The THERM timer continues to accumulate THERM assertion times until the timer is read (it is cleared on read) or until it reaches full scale. If the counter reaches full scale, it stops at that reading until cleared. The 8-bit  $\overline{\text{THERM}}$  timer register (Reg. 0x79) is designed such that Bit 0 is set to 1 on the first  $\overline{\text{THERM}}$  assertion. Once the cumulative  $\overline{\text{THERM}}$  assertion time has exceeded 45.52 ms, Bit 1 of the  $\overline{\text{THERM}}$  timer is set and Bit 0 now becomes the LSB of the timer with a resolution of 22.76 ms (see Figure 31).

When using the THERM timer, be aware of the following.

After a THERM timer read (Reg. 0x79):

- 1. The contents of the timer are cleared on read.
- 2. The F4P bit (Bit 5) of Status Register 2 needs to be cleared (assuming that the THERM timer limit has been exceeded).

If the THERM timer is read during a THERM assertion, then the following happens:

- 1. The contents of the timer are cleared.
- 2. Bit 0 of the THERM timer is set to 1 (because a THERM assertion is occurring).
- 3. The  $\overline{\text{THERM}}$  timer increments from zero.
- 4. If the  $\overline{\text{THERM}}$  timer limit (Reg. 0x7A) = 0x00, then the F4P bit is set.




Figure 31.Understanding the THERM Timer

# Generating SMBALERT Interrupts from THERM Timer Events

The ADT7475 can generate SMBALERTs when a programmable THERM timer limit has been exceeded. This allows the system designer to ignore brief, infrequent THERM assertions, while capturing longer THERM timer events. Register 0x7A is the THERM timer limit register. This 8-bit register allows a limit from 0 s (first THERM assertion) to 5.825 s to be set before an SMBALERT is generated. The THERM timer value is compared with the contents of the THERM timer limit register. If the THERM timer value exceeds the THERM timer limit value, then the F4P bit (Bit 5) of Status Register 2 is set, and an SMBALERT is generated. Note that the F4P bit (Bit 5) of Mask Register 2 (Reg. 0x75) masks out SMBALERTs, if this bit is set to 1; although the F4P bit of Interrupt Status Register 2 still is set, if the THERM timer limit is exceeded.

Figure 32 is a functional block diagram of the THERM timer, limit, and associated circuitry. Writing a value of 0x00 to the THERM timer limit register (Reg. 0x7A) causes SMBALERT to be generated on the first THERM assertion. A THERM timer limit value of 0x01 generates an SMBALERT, once cumulative THERM assertions exceed 45.52 ms.




Figure 32. Functional Block Diagram of ADT7475's THERM Monitoring Circuitry

### Configuring the THERM Behavior

1. Configure the relevant pin as the THERM timer input.

Setting Bit 1 (THERM timer enable) of Configuration Register 3 (Reg. 0x78) enables the THERM timer monitoring functionality. This is disabled on Pin 9 by default.

Setting Bits 0 and 1 (PIN9FUNC) of Configuration Register 4 (Reg. 0x7D) enables THERM timer/output functionality on Pin 9 (Bit 1 of Configuration Register 3, THERM, must also be set). Pin 9 can also be used as TACH4.

2. Select the desired fan behavior for THERM timer events.

Assuming that the fans are running, setting Bit 2 (BOOST bit) of Configuration Register 3 (Reg. 0x78) causes all fans to run at 100% duty cycle whenever THERM gets asserted. This allows fail-safe system cooling. If this bit is 0, the fans run at their current settings and are not affected by THERM events. If the fans are not already running when THERM is asserted, the fans do not run to full speed.

3. <u>Select whether THERM</u> timer events should generate <u>SMBALERT</u> interrupts.

Bit 5 (F4P) of Mask Register 2 (Reg. 0x75), when set, masks out  $\overline{\text{SMBALERTs}}$  when the  $\overline{\text{THERM}}$  timer limit value gets exceeded. This bit should be cleared if  $\overline{\text{SMBALERTs}}$  based on  $\overline{\text{THERM}}$  events are required.

4. Select a suitable THERM limit value.

This value determines whether an  $\overline{\text{SMBALERT}}$  is generated on the first  $\overline{\text{THERM}}$  assertion, or only if a cumulative  $\overline{\text{THERM}}$  assertion time limit is exceeded. A value of 0x00 causes an  $\overline{\text{SMBALERT}}$  to be generated on the first  $\overline{\text{THERM}}$ assertion.

5. Select a THERM monitoring time.

This value specifies how often OS or BIOS level software checks the THERM timer. For example, BIOS could read the THERM timer once an hour to determine the cumulative THERM assertion time. If, for example, the total THERM assertion time is <22.76 ms in Hour 1, >182.08 ms in Hour 2, and >5.825 s in Hour 3, this can indicate that system performance is degrading significantly because THERM is asserting more frequently on an hourly basis. Alternatively, OS or BIOS level software can timestamp when the system is powered on. If an SMBALERT is generated due to the THERM timer limit being exceeded, another timestamp can be taken. The difference in time can be calculated for a fixed THERM timer limit time. For example, if it takes one week for a THERM timer limit of 2.914 s to be exceeded and the next time it takes only 1 hour, then this is an indication of a serious degradation in system performance.

### Configuring the THERM Pin as an Output

In addition to monitoring THERM as an input, the ADT7475 can optionally drive THERM low as an output. In cases where PROCHOT is bidirectional, THERM can be used to throttle the processor by asserting PROCHOT. The user can preprogram system-critical thermal limits. If the temperature exceeds a thermal limit by 0.25°C, THERM asserts low. If the temperature is still above the thermal limit on the next monitoring cycle, THERM stays low. THERM remains asserted low until the temperature is equal to or below the thermal limit. Because the temperature for that channel is measured only once for every monitoring cycle, after THERM asserts it is guaranteed to remain low for at least one monitoring cycle.

The THERM pin can be configured to assert low, if the Remote 1, local, or Remote 2 THERM temperature limits are exceeded by 0.25°C. The THERM temperature limit registers are at Registers 0x6A, 0x6B, and 0x6C, respectively. Setting Bit 3 of Registers 0x5F, 0x60, and 0x61 enables the THERM output feature for the Remote 1, local, and Remote 2 temperature channels, respectively. Figure 33 shows how the THERM pin asserts low as an output in the event of a critical overtemperature.




Figure 33. Asserting THERM as an Output, Based on Tripping THERM Limits

An alternative method of disabling  $\overline{\text{THERM}}$  is to program the  $\overline{\text{THERM}}$  temperature limit to  $-64^{\circ}$ C or less in Offset 64 mode, or  $-128^{\circ}$ C or less in twos complement mode; that is, for  $\overline{\text{THERM}}$  temperature limit values less than  $-63^{\circ}$ C or  $-128^{\circ}$ C,

respectively,  $\overline{\rm THERM}$  is disabled.

# FAN DRIVE USING PWM CONTROL

The ADT7475 uses pulse-width modulation (PWM) to control fan speed. This relies on varying the duty cycle (or on/off ratio) of a square wave applied to the fan to vary the fan speed. The external circuitry required to drive a fan using PWM control is extremely simple. For 4-wire fans, the PWM drive might need only a pull-up resistor. In many cases, the 4-wire fan PWM input has a built-in pull-up resistor.

The ADT7475 PWM frequency can be set to a selection of low frequencies or a single high PWM frequency. The low frequency options are usually used for 3-wire fans, while the high frequency option us usually used with 4-wire fans.

For 3-wire fans, a single N-channel MOSFET is the only drive device required. The specifications of the MOSFET depend on the maximum current required by the fan being driven. Typical notebook fans draw a nominal 170 mA, and so SOT devices can be used where board space is a concern. In desktops, fans can typically draw 250 mA to 300 mA each. If you drive several fans in parallel from a single PWM output or drive larger server fans, the MOSFET must handle the higher current requirements. The only other stipulation is that the MOSFET should have a gate voltage drive,  $V_{GS}$  < 3.3 V, for direct interfacing to the PWM\_OUT pin. VGS can be greater than 3.3 V as long as the pull-up on the gate is tied to 5 V. The MOSFET should also have a low on resistance to ensure that there is not significant voltage drop across the FET, which would reduce the voltage applied across the fan and, therefore, the maximum operating speed of the fan.

Figure 34 shows how to drive a 3-wire fan using PWM control.




Figure 34. Driving a 3-Wire Fan Using an N-Channel MOSFET

Figure 34 uses a 10 k $\Omega$  pull-up resistor for the TACH signal. This assumes that the TACH signal is an open-collector from the fan. In all cases, the TACH signal from the fan must be kept below 5 V maximum to prevent damaging the ADT7475. If in doubt as to whether the fan used has an open-collector or totem pole TACH output, use one of the input signal conditioning circuits shown in the Fan Speed Measurement section. Figure 35 shows a fan drive circuit using an NPN transistor such as a general-purpose MMBT2222. While these devices are inexpensive, they tend to have much lower current handling capabilities and higher on resistance than MOSFETs. When choosing a transistor, care should be taken to ensure that it meets the fan's current requirements.

Ensure that the base resistor is chosen such that the transistor is saturated when the fan is powered on.

Because 4-wire fans are powered continuously, the fan speed is not switched on or off as with previous PWM driven/powered fans. This enables it to perform better than 3-wire fans, especially for high frequency applications. Figure 36 shows a typical drive circuit for 4-wire fans.





Figure 35. Driving a 3-Wire Fan Using an NPN Transistor



### Driving Two Fans from PWM3

The ADT7475 has four TACH inputs available for fan speed measurement, but only three PWM drive outputs. If a fourth fan is being used in the system, it should be driven from the PWM3 output in parallel with the third fan. Figure 37 shows how to drive two fans in parallel using low cost NPN transistors. Figure 38 shows the equivalent circuit using a MOSFET.

# Preliminary Technical Data




Figure 37. Interfacing Two Fans in Parallel to the PWM3 Output Using Low Cost NPN Transistors




Figure 38. Interfacing Two Fans in Parallel to the PWM3 Output Using a Single N-Channel MOSFET

Because the MOSFET can handle up to 3.5 A, it is simply a matter of connecting another fan directly in parallel with the first. Care should be taken in designing drive circuits with transistors and FETs to ensure that the PWM pins are not required to source current and that they sink less than the 8 mA maximum current specified on the data sheet.

### Driving up to Three Fans from PWM3

TACH measurements for fans are synchronized to particular PWM channels, for example, TACH1 is synchronized to PWM1. TACH3 and TACH4 are both synchronized to PWM3, so PWM3 can drive two fans. Alternatively, PWM3 can be programmed to synchronize TACH2, TACH3, and TACH4 to the PWM3 output. This allows PWM3 to drive two or three fans. In this case, the drive circuitry looks the same, as shown in Figure 37 and Figure 38. The SYNC bit in Register 0x62 enables this function.

Synchronization is not required in high frequency mode when used with 4-wire fans.

### <4> (SYNC) Enhance Acoustics Register 1 (Reg. 0x62)

**SYNC = 1**, synchronizes TACH2, TACH3, and TACH4 to PWM3.

### **TACH** Inputs

Pins 4, 6, 7, and 9 (when configured as TACH inputs) are opendrain TACH inputs intended for fan speed measurement.

Signal conditioning in the ADT7475 accommodates the slow rise and fall times typical of fan tachometer outputs. The maximum input signal range is 0 V to 5 V, even when  $V_{CC}$  is less than 5 V. In the event that these inputs are supplied from fan outputs that exceed 0 V to 5 V, either resistive attenuation of the fan signal or diode clamping must be included to keep inputs within an acceptable range.

Figure 39 to Figure 42 show circuits for most common fan TACH outputs.

If the fan TACH output has a resistive pull-up to  $V_{CC}$ , it can be connected directly to the fan input, as shown in Figure 39.




Figure 39. Fan with TACH Pull-Up to V<sub>cc</sub>

If the fan output has a resistive pull-up to 12 V (or other voltage greater than 5 V) then the fan output can be clamped with a Zener diode, as shown in Figure 40. The Zener diode voltage should be chosen so that it is greater than  $V_{\rm IH}$  of the TACH input but less than 5 V, allowing for the voltage tolerance of the Zener. A value of between 3 V and 5 V is suitable.




Figure 40. Fan with TACH Pull-Up to Voltage > 5 V. (for example, 12 V) Clamped with Zener Diode

If the fan has a strong pull-up (less than  $1 \text{ k}\Omega$ ) to 12 V or a totem-pole output, then a series resistor can be added to limit the Zener current, as shown in Figure 41.




Figure 41. Fan with Strong TACH Pull-Up to  $> V_{CC}$  or Totem-Pole

Output, Clamped with Zener and Resistor Alternatively, a resistive attenuator can be used, as shown in

Figure 42. *R1* and *R2* should be chosen such that

 $2 \mathrm{~V} < V_{PULL-UP} \times R2/(R_{PULL-UP} + R1 + R2) < 5 \mathrm{~V}$ 

The fan inputs have an input resistance of nominally 160  $k\Omega\,$  to ground, which should be taken into account when calculating resistor values.

With a pull-up voltage of 12 V and pull-up resistor less than 1 k $\Omega$ , suitable values for *R1* and *R2* would be 100 k $\Omega$  and 47 k $\Omega$ , respectively. This gives a high input voltage of 3.83 V.




Figure 42. Fan with Strong TACH Pull-Up to >  $V_{CC}$  or Totem-Pole Output, Attenuated with R1/R2

#### Fan Speed Measurement

The fan counter does not count the fan TACH output pulses directly, because the fan speed could be less than 1,000 RPM and it would take several seconds to accumulate a reasonably large and accurate count. Instead, the period of the fan revolution is measured by gating an on-chip 90 kHz oscillator into the input of a 16-bit counter for *N* periods of the fan TACH output (Figure 43), so the accumulated count is actually proportional to the fan tachometer period and inversely proportional to the fan speed.

*N*, the number of pulses counted, is determined by the settings of Register 0x7B (TACH pulses per revolution register). This register contains two bits for each fan, allowing one, two (default), three, or four TACH pulses to be counted.




Figure 43. Fan Speed Measurement

#### Fan Speed Measurement Registers

The fan tachometer readings are 16-bit values consisting of a 2byte read from the ADT7475.

Reg. 0x28 TACH1 Low Byte = 0x00 default

Reg. 0x29 TACH1 High Byte = 0x00 default

Reg. 0x2A TACH2 Low Byte = 0x00 default

Reg. 0x2B TACH2 High Byte = 0x00 default

Reg. 0x2C **TACH3 Low Byte** = 0x00 default

Reg. 0x2D **TACH3 High Byte** = 0x00 default

Reg. 0x2E **TACH4 Low Byte** = 0x00 default

Reg. 0x2F TACH4 High Byte = 0x00 default

# **Preliminary Technical Data**

### Reading Fan Speed from the ADT7475

The measurement of fan speeds involves a 2-register read for each measurement. The low byte should be read first. This causes the high byte to be frozen until both high and low byte registers have been read, preventing erroneous TACH readings. The fan tachometer reading registers report back the number of 11.11  $\mu$ s period clocks (90 kHz oscillator) gated to the fan speed counter, from the rising edge of the first fan TACH pulse to the rising edge of the third fan TACH pulse (assuming two pulses per revolution are being counted). Because the device is essentially measuring the fan TACH period, the higher the count value, the slower the fan is actually running. A 16-bit fan tachometer reading of 0xFFFF indicates either that the fan has stalled or is running very slowly (<100 RPM).

#### **High Limit: > Comparison Performed**

Because the actual fan TACH period is being measured, falling below a fan TACH limit by <u>1 sets the appropriate status bit and</u> can be used to generate an SMBALERT.

#### Fan TACH Limit Registers

The fan TACH limit registers are 16-bit values consisting of two bytes.

Reg. 0x54 TACH1 Minimum Low Byte = 0xFF default

Reg. 0x55 **TACH1 Minimum High Byte** = 0xFF default

Reg. 0x56 TACH2 Minimum Low Byte = 0xFF default

Reg. 0x57 TACH2 Minimum High Byte = 0xFF default

Reg. 0x58 TACH3 Minimum Low Byte = 0xFF default

Reg. 0x59 TACH3 Minimum High Byte = 0xFF default

Reg. 0x5A TACH4 Minimum Low Byte = 0xFF default

Reg. 0x5B TACH4 Minimum High Byte = 0xFF default

#### Fan Speed Measurement Rate

The fan TACH readings are normally updated once every second.

The FAST bit (Bit 3) of Configuration Register 3 (Reg. 0x78), when set, updates the fan TACH readings every 250 ms.

If any of the fans are not being driven by a PWM channel but are powered directly from 5 V or 12 V, their associated dc bit in Configuration Register 3 should be set. This allows TACH readings to be taken on a continuous basis for fans connected directly to a dc source. For optimal results, the associated dc bit should always be set when using 4-wire fans.

#### **Calculating Fan Speed**

Assuming a fan with a two pulses per revolution (and two pulses per revolution being measured) fan speed is calculated by

Fan Speed (RPM) =  $(90,000 \times 60)$ /Fan TACH Reading

where Fan TACH Reading is the 16-bit fan tachometer reading.

#### Example:

TACH1 High Byte (Reg. 0x29) = 0x17

TACH1 Low Byte (Reg. 0x28) = 0xFF

What is Fan 1 speed in RPM?

Fan 1 TACH Reading = 0x17FF = 6143 (decimal)

 $RPM = (f \times 60)/Fan \ 1 \ TACH \ Reading$ 

 $RPM = (90000 \times 60)/6143$ 

Fan Speed = 879 RPM

#### Fan Pulses per Revolution

Different fan models can output either 1, 2, 3, or 4 TACH pulses per revolution. Once the number of fan TACH pulses has been determined, it can be programmed into the fan pulses per revolution register (Reg. 0x7B) for each fan. Alternatively, this register can be used to determine the number or pulses per revolution output by a given fan. By plotting fan speed measurements at 100% speed with different pulses per revolution setting, the smoothest graph with the lowest ripple determines the correct pulses per revolution value.

#### Fan Pulses per Revolution Register

<1:0> Fan 1 default = 2 pulses per revolution.

<3:2> Fan 2 default = 2 pulses per revolution.

**<5:4>** Fan 3 default = 2 pulses per revolution.

<7:6> Fan 4 default = 2 pulses per revolution.

00 = 1 pulse per revolution.

01 = 2 pulses per revolution.

10 = 3 pulses per revolution.

11 = 4 pulses per revolution.

### Fan Spin-Up

The ADT7475 has a unique fan spin-up function. It spins the fan at 100% PWM duty cycle until two TACH pulses are detected on the TACH input. Once two TACH pulses have been detected, the PWM duty cycle goes to the expected running value, for example, 33%. The advantage is that fans have different spin-up characteristics and take different times to overcome inertia. The ADT7475 runs the fans just fast enough to overcome inertia and is quieter on spin-up than fans programmed to spin up for a given spin-up time.

#### Fan Startup Timeout

To prevent the generation of false interrupts as a fan spins up (because it is below running speed), the ADT7475 includes a fan startup timeout function. During this time, the ADT7475 looks for two TACH pulses. If two TACH pulses are not detected, then an interrupt is generated. Using Configuration Register 4 (0x40) Bit 5 (FSPDIS), this functionality can be changed (see the Disabling Fan Startup Timeout section).

#### PWM1 Configuration (Reg. 0x5C)

<2:0> SPIN, startup timeout for PWM1.

000 = no startup timeout 001 = 100 ms 010 = 250 ms default 011 = 400 ms 100 = 667 ms

# **Preliminary Technical Data**

#### 101 = 1 s

110 = 2 s

111 = 4 s

## PWM2 Configuration (Reg. 0x5D)

<2:0> SPIN, startup timeout for PWM2.

000 = no startup timeout

001 = 100 ms

010 = 250 ms default

011 = 400 ms

100 = 667 ms

101 = 1 s

110 = 2 s

111 = 4 s

### PWM3 Configuration (Reg. 0x5E)

<2:0> SPIN, start-up timeout for PWM3.

000 = no startup timeout 001 = 100 ms 010 = 250 ms default 011 = 400 ms 100 = 667 ms 101 = 1 s 110 = 2 s 111 = 4 s

#### **Disabling Fan Startup Timeout**

Although fan startup makes fan spin-ups much quieter than fixed-time spin-ups, the option exists to use fixed spin-up times. Setting Bit 5 (FSPDIS) to 1 in Configuration Register 1 (Reg. 0x40) disables the spin-up for two TACH pulses. Instead, the fan spins up for the fixed time as selected in Reg. 0x5C to Reg. 0x5E.

#### **PWM Logic State**

The PWM outputs can be programmed high for 100% duty cycle (noninverted) or low for 100% duty cycle (inverted).

#### PWM1 Configuration (Reg. 0x5C)

<4> INV.

- 0 =Logic high for 100% PWM duty cycle.
- 1 = Logic low for 100% PWM duty cycle.

#### PWM2 Configuration (Reg. 0x5D)

<4> INV.

- 0 =Logic high for 100% PWM duty cycle.
- 1 = Logic low for 100% PWM duty cycle.

#### PWM3 Configuration (Reg. 0x5E)

<4> INV.

- 0 =Logic high for 100% PWM duty cycle.
- 1 = Logic low for 100% PWM duty cycle.

#### Low Frequency Mode PWM Drive Frequency

The PWM drive frequency can be adjusted for the application. Reg. 0x5F to Reg. 0x61 configure the PWM frequency for PWM1 to PWM3, respectively. In high frequency mode, the PWM drive frequency is always 22.5 kHz and cannot be changed.

# *PWM1 Frequency Registers (Reg. 0x5F to Reg. 0x61)* <2:0> FREQ.

000 = 11.0 Hz 001 = 14.7 Hz 010 = 22.1 Hz 011 = 29.4 Hz 100 = 35.3 Hz default 101 = 44.1 Hz 110 = 58.8 Hz 111 = 88.2 Hz

### Fan Speed Control

The ADT7475 controls fan speed using two modes: automatic and manual.

In automatic fan speed control mode, fan speed is automatically varied with temperature and without CPU intervention, once initial parameters are set up. The advantage of this is that, if the system hangs, the user is guaranteed that the system is protected from overheating. The automatic fan speed control incorporates a feature called dynamic  $T_{MIN}$  calibration. This feature reduces the design effort required to program the automatic fan speed control loop. For more information and how to program the automatic fan speed control loop and dynamic  $T_{MIN}$  calibration, see the Programming the Automatic Fan Speed Control Loop section.

In manual fan speed control mode, the ADT7475 allows the duty cycle of any PWM output to be manually adjusted. This can be useful, if the user wants to change fan speed in software or adjust PWM duty cycle output for test purposes. Bits <7:5> of Reg. 0x5C to Reg. 0x5E (PWM Configuration) control the behavior of each PWM output.

# *PWM Configuration Register (Reg. 0x5C to Reg. 0x5E)* <7:5> BHVR.

111 = manual mode.

Once under manual control, each PWM output can be manually updated by writing to Reg. 0x30 to Reg. 0x32 (PWMx current duty cycle registers).

### Programming the PWM Current Duty Cycle Registers

The PWM current duty cycle registers are 8-bit registers that allow the PWM duty cycle for each output to be set anywhere from 0% to 100% in steps of 0.39%.

The value to be programmed into the  $\ensuremath{\text{PWM}_{\text{MIN}}}$  register is given by

Value (decimal) =  $PWM_{MIN}/0.39$ 

Example 1: For a PWM duty cycle of 50%,

*Value* (decimal) = 50/0.39 = 128 (decimal) *Value* = 128 (decimal) or 0x80 (hex)

**Example 2**: For a PWM duty cycle of 33%,

*Value* (decimal) = 33/0.39 = 85 (decimal) *Value* = 85 (decimal) or 0x54 (hex)

### **PWM Duty Cycle Registers**

Reg. 0x30 **PWM1 Duty Cycle** = 0x00 (0% default)

Reg. 0x31 **PWM2 Duty Cycle** = 0x00 (0% default)

Reg. 0x32 PWM3 Duty Cycle = 0x00 (0% default)

By reading the PWMx current duty cycle registers, the user can keep track of the current duty cycle on each PWM output, even when the fans are running in automatic fan speed control mode or acoustic enhancement mode. See the Programming the Automatic Fan Speed Control Loop section for details.

# **OPERATING FROM 3.3 V STANDBY**

The ADT7475 has been specifically designed to operate from a 3.3 V STBY supply. In computers that support S3 and S5 states, the core voltage of the processor is lowered in these states. If using the dynamic  $T_{MIN}$  mode, lowering the core voltage of the processor changes the CPU temperature and changes the dynamics of the system under dynamic  $T_{MIN}$  control. Likewise, when monitoring THERM, the THERM timer should be disabled during these states.

### Dynamic TMIN Control Register 1 (Reg. 0X36) <1> VCCPLO = 1

When the power is supplied from 3.3 V STBY and the  $V_{\rm CCP}$  voltage drops below the  $V_{\rm CCP}$  low limit, the following occurs:

- 1. Status Bit 1 ( $V_{CCP}$ ) in Status Register 1 is set.
- 2. SMBALERT is generated if enabled.
- 3. THERM monitoring is disabled. The THERM timer should hold its value prior to the S3 or S5 state.
- 4. Dynamic  $T_{MIN}$  control is disabled. This prevents  $T_{MIN}$  from being adjusted due to an S3 or S5 state.
- 5. The ADT7475 is prevented from entering the shutdown state.

Once the core voltage,  $V_{\rm CCP}$ , goes above the  $V_{\rm CCP}$  low limit, everything is re-enabled and the system resumes normal operation.

### **XNOR TREE TEST MODE**

The ADT7475 includes an XNOR tree test mode. This mode is useful for in-circuit test equipment at board-level testing. By applying stimulus to the pins included in the XNOR tree, it is possible to detect opens or shorts on the system board.

Figure 44 shows the signals that are exercised in the XNOR tree test mode. The XNOR tree test is invoked by setting Bit 0 (XEN) of the XNOR tree test enable register (Reg. 0x6F).




Figure 44. XNOR Tree Test

### **POWER-ON DEFAULT**

When the ADT7475 is powered up, it polls the  $V_{CCP}$  input.

If  $V_{CCP}$  stays below 0.75 V (the system CPU power rail is not powered up), then the ADT7475 assumes the functionality of the default registers after the ADT7475 is addressed via any valid SMBus transaction.

If  $V_{\rm CC}$  goes high (the system processor power rail is powered up), then a fail-safe timer begins to count down. If the ADT7475 is not addressed by any valid SMBus transaction before the fail-safe timeout (4.6 s) lapses, then the ADT7475 drives the fans to full speed. If the ADT7475 is addressed by a valid SMBus transaction after this point, the fans stop, and the ADT7475 assumes its default settings and begins normal operation. If  $V_{CCP}$  goes high (the system processor power rail is powered up), then a fail-safe timer begins to count down. If the ADT7475 is addressed by a valid SMBus transaction before the fail-safe timeout (4.6 s) lapses, then the ADT7475 operates normally, assuming the functionality of all the default registers. See the flow chart in Figure 45.




Figure 45. Power-On Flow Chart

# **PROGRAMMING THE AUTOMATIC FAN SPEED CONTROL LOOP**

Note: To more efficiently understand the automatic fan speed control loop, it is strongly recommended to use the ADT7475 evaluation board and software while reading this section.

This section provides the system designer with an understanding of the automatic fan control loop, and provides step-by-step guidance on effectively evaluating and selecting critical system parameters. To optimize the system characteristics, the designer needs to give some thought to system configuration, including the number of fans, where they are located, and what temperatures are being measured in the particular system.

The mechanical or thermal engineer who is tasked with the system thermal characterization should also be involved at the beginning of the process.

## AUTOMATIC FAN CONTROL OVERVIEW

The ADT7475 can automatically control the speed of fans based upon the measured temperature. This is done independently of CPU intervention once initial parameters are set up.

The ADT7475 has a local temperature sensor and two remote temperature channels that can be connected to a CPU on-chip thermal diode (available on Intel Pentium class and other CPUs). These three temperature channels can be used as the basis for automatic fan speed control to drive fans using pulsewidth modulation (PWM).

Automatic fan speed control reduces acoustic noise by optimizing fan speed according to accurately measured

temperature. Reducing fan speed can also decrease system current consumption. The automatic fan speed control mode is very flexible owing to the number of programmable parameters, including  $T_{MIN}$  and  $T_{RANGE}$ . The  $T_{MIN}$  and  $T_{RANGE}$  values for a temperature channel and, therefore, for a given fan are critical, because they define the thermal characteristics of the system. The thermal validation of the system is one of the most important steps in the design process, so these values should be selected carefully.

Figure 46 gives a top-level overview of the automatic fan control circuitry on the ADT7475. From a systems-level perspective, up to three system temperatures can be monitored and used to control three PWM outputs. The three PWM outputs can be used to control up to four fans. The ADT7475 allows the speed of four fans to be monitored. Each temperature channel has a thermal calibration block, allowing the designer to individually configure the thermal characteristics of each temperature channel. For example, one can decide to run the CPU fan when CPU temperature increases above 60°C and a chassis fan when the local temperature increases above 45°C. At this stage, the designer has not assigned these thermal calibration settings to a particular fan drive (PWM) channel. The right side of Figure 46 shows controls that are fan-specific. The designer has individual control over parameters such as minimum PWM duty cycle, fan speed failure thresholds, and even ramp control of the PWM outputs. Automatic fan control, then, ultimately allows graceful fan speed changes that are less perceptible to the system user.




Figure 46. Automatic Fan Control Block Diagram

# **STEP 1: HARDWARE CONFIGURATION**

During system design, the motherboard sensing and control capabilities should be addressed early in the design stages. Decisions about how these capabilities are used should involve the system thermal/mechanical engineer. Ask the following questions:

- 1. What ADT7475 functionality will be used?
  - PWM2 or SMBALERT?
  - <u>TACH4</u> fan speed measurement or overtemperature <u>THERM</u> function?
  - 5 V voltage monitoring or overtemperature THERM function?
  - 12 V voltage monitoring or VID5 input?

The ADT7475 offers multifunctional pins that can be reconfigured to suit different system requirements and physical layouts. These multifunction pins are software programmable.

- 2. How many fans will be supported in system, three or four? This influences the choice of whether to use the TACH4 pin or to reconfigure it for the THERM function.
- 3. Is the CPU fan to be controlled using the ADT7475 or will it run at full speed 100% of the time?

If run at 100%, this frees up a PWM output, but the system is louder.

4. Where will the ADT7475 be physically located in the system?

This influences the assignment of the temperature measurement channels to particular system thermal zones. For example, locating the ADT7475 close to the VRM controller circuitry allows the VRM temperature to be monitored using the local temperature channel.




Figure 47. Hardware Configuration Example

### **RECOMMENDED IMPLEMENTATION 1**

Configuring the ADT7475 as in Figure 48 provides the system designer with the following features:

- 1. Two PWM outputs for fan control of up to three fans. (The front and rear chassis fans are connected in parallel.)
- 2. Three TACH fan speed measurement inputs.
- 3.  $V_{CC}$  measured internally through Pin 4.
- 4. CPU core voltage measurement ( $V_{CORE}$ ).
- 5. VRM temperature using local temperature sensor.

- 6. CPU temperature measured using the Remote 1 temperature channel.
- 7. Ambient temperature measured through the Remote 2 temperature channel.
- 8. Bidirectional THERM pin allows the monitoring of PROCHOT output from an Intel® P4 processor, for example, or can be used as an overtemperature THERM output.
- 9. SMBALERT system interrupt output.




Figure 48. Recommended Implementation 1

# **Preliminary Technical Data**

## **RECOMMENDED IMPLEMENTATION 2**

Configuring the ADT7475 as in Figure 49 provides the system designer with the following features:

- 1. Three PWM outputs for fan control of up to three fans. (All three fans can be individually controlled.)
- 2. Three TACH fan speed measurement inputs.
- 3.  $V_{CC}$  measured internally through Pin 4.
- 4. CPU core voltage measurement ( $V_{CORE}$ ).

- 5. CPU temperature measured using the Remote 1 temperature channel.
- 6. Ambient temperature measured through the Remote 2 temperature channel.
- 7. Bidirectional THERM pin allows the monitoring of PROCHOT output from an Intel P4 processor, for example, or can be used as an overtemperature THERM output.




Figure 49. Recommended Implementation 2

## **STEP 2: CONFIGURING THE MUX**

After the system hardware configuration is determined, the fans can be assigned to particular temperature channels. Not only can fans be assigned to individual channels, but the behavior of the fans is also configurable. For example, fans can be run under automatic fan control, can be run manually (under software control), or can be run at the fastest speed calculated by multiple temperature channels. The MUX is the bridge between temperature measurement channels and the three PWM outputs.

**Bits** <7:5> (**BHVR**) of Registers 0x5C, 0x5D, and 0x5E (PWM configuration registers) control the behavior of the fans connected to the PWM1, PWM2, and PWM3 outputs. The values selected for these bits determine how the MUX connects a temperature measurement channel to a PWM output.

### **Automatic Fan Control MUX Options**

<7:5> (BHVR), Registers 0x5c, 0x5d, 0x5e.

- 000 = Remote 1 temperature controls PWMx
- 001 = local temperature controls PWMx
- 010 = Remote 2 temperature controls PWMx

- 101 = Fastest speed calculated by local and Remote 2 temperature controls PWMx
- 110 = Fastest speed calculated by all three temperature channels controls PWMx

The Fastest Speed Calculated options pertain to controlling one PWM output based on multiple temperature channels. The thermal characteristics of the three temperature zones can be set to drive a single fan. An example would be the fan turning on when Remote 1 temperature exceeds 60°C or if the local temperature exceeds 45°C.

### **Other MUX Options**

<7:5> (BHVR), Registers 0x5c, 0x5d, 0x5e.

011 = PWMx runs full speed

100 = PWMx disabled (default)

111 = manual mode. PWMx is runner under software control. In this mode, PWM duty cycle registers(Registers 0x30 to 0x32) are writable and control the PWM outputs.




Figure 50. Assigning Temperature Channels to Fan Channels

### **MUX Configuration Example**

This is an example of how to configure the MUX in a system using the ADT7475 to control three fans. The CPU fan sink is controlled by PWM1, the front chassis fan is controlled by PWM 2, and the rear chassis fan is controlled by PWM3. The MUX is configured for the following fan control behavior:

- PWM1 (CPU fan sink) is controlled by the fastest speed calculated by the local (VRM temperature) and Remote 2 (processor) temperature. In this case, the CPU fan sink is also being used to cool the VRM.
- PWM2 (front chassis fan) is controlled by the Remote 1 temperature (ambient).
- PWM3 (rear chassis fan) is controlled by the Remote 1 temperature (ambient).

### **Example MUX Settings**

<7:5> (BHVR), PWM1 Configuration Register 0x5c.

101 = Fastest speed calculated by local and Remote 2 temperature controls PWM1

<7:5> (BHVR), PWM2 Configuration Register 0x5d.

000 = Remote 1 temperature controls PWM2

<7:5> (BHVR), PWM3 Configuration Register 0x5e.

000 = Remote 1 temperature controls PWM3

These settings configure the MUX, as shown in Figure 51.




Figure 51. MUX Configuration Example

# STEP 3: T<sub>MIN</sub> SETTINGS FOR THERMAL CALIBRATION CHANNELS

 $T_{\rm MIN}$  is the temperature at which the fans start to turn on under automatic fan control. The speed at which the fan runs at  $T_{\rm MIN}$  is programmed later. The  $T_{\rm MIN}$  values chosen are temperature channel specific, for example, 25°C for ambient channel, 30°C for VRM temperature, and 40°C for processor temperature.

 $T_{\rm MIN}$  is an 8-bit value, either twos complement or Offset 64, that can be programmed in 1°C increments. There is a  $T_{\rm MIN}$  register associated with each temperature measurement channel: Remote 1 Local, and Remote 2 Temp. Once the  $T_{\rm MIN}$  value is exceeded, the fan turns on and runs at the minimum PWM duty cycle. The fan turns off once the temperature has dropped below  $T_{\rm MIN} - T_{\rm HYST}$ .

To overcome fan inertia, the fan is spun up until two valid TACH rising edges are counted. See the Fan Startup Timeout section for more details. In some cases, primarily for psycho-acoustic reasons, it is desirable that the fan never switch off below  $T_{MIN}$ . Bits <7:5> of Enhanced Acoustics Register 1 (Reg. 0x62), when set, keep the fans running at the PWM minimum duty cycle, if the temperature should fall below  $T_{MIN}$ .

### T<sub>MIN</sub> Registers

Reg. 0x67, Remote 1 Temperature  $T_{MIN} = 0x9A$  (90°C)

Reg. 0x68, Local Temperature  $T_{MIN} = 0x9A (90^{\circ}C)$ 

Reg. 0x69, Remote 2 Temperature T<sub>MIN</sub> = 0x9A (90°C)

### Enhance Acoustics Register 1 (Reg. 0x62)

**Bit 7 (MIN3) = 0,** PWM3 is off (0% PWM duty cycle) when temperature is below  $T_{MIN} - T_{HYST}$ .

Bit 7 (MIN3) = 1, PWM3 runs at PWM3 minimum duty cycle below  $T_{MIN}$  –  $T_{HYST}$ .

Bit 6 (MIN2) = 0, PWM2 is off (0% PWM duty cycle) when temperature is below  $T_{MIN}$  –  $T_{HYST}$ .

Bit 6 (MIN2) = 1, PWM2 runs at PWM2 minimum duty cycle below  $T_{MIN}$  –  $T_{HYST}$ .

Bit 5 (MIN1) = 0, PWM1 is off (0% PWM duty cycle) when temperature is below  $T_{MIN} - T_{HYST}$ .

Bit 5 (MIN1) = 1, PWM1 runs at PWM1 minimum duty cycle below  $T_{MIN}$  –  $T_{HYST}$ .




Figure 52. Understanding the T<sub>MIN</sub> Parameter

## STEP 4: PWM<sub>MIN</sub> FOR EACH PWM (FAN) OUTPUT

 $PWM_{MIN}$  is the minimum PWM duty cycle at which each fan in the system runs. It is also the start speed for each fan under automatic fan control once the temperature rises above  $T_{MIN}$ . For maximum system acoustic benefit,  $PWM_{MIN}$  should be as low as possible. Depending on the fan used, the  $PWM_{MIN}$  setting is usually in the 20% to 33% duty cycle range. This value can be found through fan validation.




Figure 53. PWM<sub>MIN</sub> Determines Minimum PWM Duty Cycle

More than one PWM output can be controlled from a single temperature measurement channel. For example, Remote 1 temperature can control PWM1 and PWM2 outputs. If two different fans are used on PWM1 and PWM2, then the fan characteristics can be set up differently. As a result, Fan 1 driven by PWM1 can have a different PWM<sub>MIN</sub> value than that of Fan 2 connected to PWM2. Figure 54 illustrates this as PWM1<sub>MIN</sub> (front fan) is turned on at a minimum duty cycle of 20%, while PWM2<sub>MIN</sub> (rear fan) turns on at a minimum of 40% duty cycle. Note, however, that both fans turn on at exactly the same temperature, defined by T<sub>MIN</sub>.




Figure 54. Operating Two Different Fans from a Single Temperature Channel

## Programming the PWM<sub>MIN</sub> Registers

The PWM<sub>MIN</sub> registers are 8-bit registers that allow the minimum PWM duty cycle for each output to be configured anywhere from 0% to 100%. This allows the minimum PWM duty cycle to be set in steps of 0.39%.

The value to be programmed into the  $\ensuremath{\text{PWM}_{\text{MIN}}}$  register is given by

Value (decimal) =  $PWM_{MIN}/0.39$ 

Example 1: For a minimum PWM duty cycle of 50%,

*Value* (decimal) = 50/0.39 = 128 (decimal) *Value* = 128 (decimal) or 80 (hex)

Example 2: For a minimum PWM duty cycle of 33%,

*Value* (decimal) = 33/0.39 = 85 (decimal) *Value* = 85 (decimal)l or 54 (hex)

### **PWM**<sub>MIN</sub> Registers

Reg. 0x64, **PWM1 Minimum Duty Cycle** = 0x80 (50% default) Reg. 0x65 **PWM2 Minimum Duty Cycle** = 0x80 (50% default) Reg. 0x66, **PWM3 Minimum Duty Cycle** = 0x80 (50% default)

### Note on Fan Speed and PWM Duty Cycle

The PWM duty cycle does not directly correlate to fan speed in RPM. Running a fan at 33% PWM duty cycle does not equate to running the fan at 33% speed. Driving a fan at 33% PWM duty cycle actually runs the fan at closer to 50% of its full speed. This is because fan speed in %RPM generally relates to the square root of PWM duty cycle. Given a PWM square wave as the drive signal, fan speed in RPM approximates to

% fanspeed =  $\sqrt{PWM \, duty \, cycle \times 10}$ 

## STEP 5: PWM<sub>MAX</sub> FOR PWM (FAN) OUTPUTS

 $PWM_{MAX}$  is the maximum duty cycle that each fan in the system runs at under the automatic fan speed control loop. For maximum system acoustic benefit,  $PWM_{MAX}$  should be as low as possible, but should be capable of maintaining the processor temperature limit at an acceptable level. If the THERM temperature limit is exceeded, the fans are still boosted to 100% for fail-safe cooling.

There is a  $PWM_{MAX}$  limit for each fan channel. The default value of this register is 0xFF and so has no effect unless it is programmed.




Figure 55. PWM<sub>MAX</sub> Determines Maximum PWM Duty Cycle below the THERM Temperature Limit

### Programming the PWM<sub>MAX</sub> Registers

The PWM<sub>MAX</sub> registers are 8-bit registers that allow the maximum PWM duty cycle for each output to be configured anywhere from 0% to 100%. This allows the maximum PWM duty cycle to be set in steps of 0.39%.

The value to be programmed into the  $\text{PWM}_{\text{MAX}}$  register is given by

*Value* (decimal) =  $PWM_{MAX}/0.39$ 

Example 1: For a maximum PWM duty cycle of 50%,

*Value* (decimal) – 50/0.39 = 128 (decimal) *Value* = 128 (decimal) or 80 (hex)

Example 2: For a minimum PWM duty cycle of 75%,

Value (decimal) = 75/0.39 = 85 (decimal) Value = 192 (decimal) or C0 (hex)

### PWM<sub>MAX</sub> Registers

Reg. 0x38, **PWM1 Maximum Duty Cycle** = 0xFF (100% default)

Reg. 0x39, **PWM2 Maximum Duty Cycle** = 0xFF (100% default)

Reg. 0x3A, **PWM3 Maximum Duty Cycle** = 0xFF (100% default)

See the Note on Fan Speed and PWM Duty Cycle on Page 41.

### **STEP 6: T<sub>RANGE</sub> FOR TEMPERATURE CHANNELS**

 $T_{RANGE}$  is the range of temperature over which automatic fan control occurs once the programmed  $T_{MIN}$  temperature has been exceeded.  $T_{RANGE}$  is a temperature slope, not an arbitrary value, that is, a  $T_{RANGE}$  of 40°C holds true only for PWM<sub>MIN</sub> = 33%. If PWM<sub>MIN</sub> is increased or decreased, the effective  $T_{RANGE}$  changes.




Figure 56. T<sub>RANGE</sub> Parameter Affects Cooling Slope

The  $T_{RANGE}$  or fan control slope is determined by the following procedure:

- 1. Determine the maximum operating temperature for that channel (for example, 70°C).
- 2. Determine experimentally the fan speed (PWM duty cycle value) that does not exceed the temperature at the worst-case operating points. (For example, 70°C is reached when the fans are running at 50% PWM duty cycle.)
- 3. Determine the slope of the required control loop to meet these requirements.
- 4. Using the ADT7475 evaluation software, can graphically program and visualize this functionality. Ask your local Analog Devices representative for details.




Figure 57. Adjusting PWM<sub>MIN</sub> Affects T<sub>RANGE</sub>

# **Preliminary Technical Data**

 $T_{RANGE}$  is implemented as a slope, which means that as  $PWM_{MIN}$  is changed,  $T_{RANGE}$  changes, but the actual slope remains the same. The higher the  $PWM_{MIN}$  value, the smaller the effective  $T_{RANGE}$ , that is, the fan reaches full speed (100%) at a lower temperature.




Figure 58. Increasing PWM<sub>MIN</sub> Changes Effective T<sub>RANGE</sub>

For a given  $T_{RANGE}$  value, the temperature at which the fan runs at full speed for different  $PWM_{MIN}$  values can be easily calculated:

$$T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE} / 170$$

where:

 $T_{MAX}$  is the temperature at which the fan runs full speed.  $T_{MIN}$  is the temperature at which the fan turns on. Max DC is the maximum duty cycle (100%) = 255 decimal. Min DC is equal to  $PWM_{MIN}$ .  $T_{RANGE}$  is the duty PWM duty cycle vs. temperature slope.

**Example:** Calculate *T*, given that  $T_{MIN} = 30^{\circ}$ C,  $T_{RANGE} = 40^{\circ}$ C, and  $PWM_{MIN} = 10\%$  *duty cycle* = 26 (decimal).

 $T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE} / 170$   $T_{MAX} = 30^{\circ}C + (100\% - 10\%) \times 40^{\circ}C / 170$   $T_{MAX} = 30^{\circ}C + (255 - 26) \times 40^{\circ}C / 170$  $T_{MAX} = 84^{\circ}C (effective T_{RANGE} = 54^{\circ}C)$ 

**Example:** Calculate  $T_{MAX}$ , given that  $T_{MIN} = 30^{\circ}$ C,  $T_{RANGE} = 40^{\circ}$ C, and  $PWM_{MIN} = 25\%$  *duty cycle* = 64 (decimal).

 $T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE} / 170$   $T_{MAX} = 30^{\circ}C + (100\% - 25\%) \times 40^{\circ}C / 170$   $T_{MAX} = 30^{\circ}C + (255 - 64) \times 40^{\circ}C / 170$  $T_{MAX} = 75^{\circ}C (effective T_{RANGE} = 45^{\circ}C)$  **Example:** Calculate  $T_{MAX}$ , given that  $T_{MIN} = 30^{\circ}$ C,  $T_{RANGE} = 40^{\circ}$ C, and  $PWM_{MIN} = 33\%$  *duty cycle* = 85 (decimal).

 $T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE} / 170$   $T_{MAX} = 30^{\circ}C + (100\% - 33\%) \times 40^{\circ}C / 170$   $T_{MAX} = 30^{\circ}C + (255 - 85) \times 40^{\circ}C / 170$  $T_{MAX} = 70^{\circ}C (effective T_{RANGE} = 40^{\circ}C)$ 

**Example:** Calculate  $T_{MAX}$ , given that  $T_{MIN} = 30^{\circ}$ C,  $T_{RANGE} = 40^{\circ}$ C, and  $PWM_{MIN} = 50\%$  *duty cycle* = 128 (decimal).

 $T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE} / 170$   $T_{MAX} = 30^{\circ}C + (100\% - 50\%) \times 40^{\circ}C / 170$   $T_{MAX} = 30^{\circ}C + (255 - 128) \times 40^{\circ}C / 170$  $T_{MAX} = 60^{\circ}C (effective T_{RANGE} = 30^{\circ}C)$ 

### Selecting a T<sub>RANGE</sub> Slope

The T<sub>RANGE</sub> value can be selected for each temperature channel: Remote 1, local, and Remote 2 temperature. Bits <7:4> ( $T_{RANGE}$ ) of Registers 0x5F to 0x61 define the T<sub>RANGE</sub> value for each temperature channel.

Table 10. Selecting a	I RANGE V diuc
Bits <7:4>1	T <sub>RANGE</sub> (°C)
0000	2
0001	2.5
0010	3.33
0011	4
0100	5
0101	6.67
0110	8
0111	10
1000	13.33
1001	16
1010	20
1011	26.67
1100	32 (default)
1101	40
1110	53.33
1111	80

<sup>1</sup> Register 0x5F configures Remote 1 T<sub>RANGE</sub>.

Register 0x60 configures Local T<sub>RANGE</sub>.

Register 0x61 configures Remote 2  $T_{RANGE}$ .

### Summary of TRANGE Function

When using the automatic fan control function, the temperature at which the fan reaches full speed can be

calculated by  

$$T_{MAX} = T_{MIN} + T_{RANGE}$$
 (1)

Equation 1 holds true only when  $PWM_{MIN}$  is equal to 33% PWM duty cycle.

Increasing or decreasing PWM<sub>MIN</sub> changes the effective  $T_{RANGE}$ , although the fan control still follows the same PWM duty cycle to temperature slope. The effective  $T_{RANGE}$  for different PWM<sub>MIN</sub> values can be calculated using Equation 2:

$$T_{MAX} = T_{MIN} + (Max DC - Min DC) \times T_{RANGE}/170$$
(2)

where:

 $(Max DC - Min DC) \times T_{RANGE}/170$  is the effective  $T_{RANGE}$  value.

See the Note on Fan Speed and PWM Duty Cycle.

Figure 59 shows PWM duty cycle versus temperature for each  $T_{RANGE}$  setting. The lower graph shows how each  $T_{RANGE}$  setting affects fan speed versus temperature. As can be seen from the graph, the effect on fan speed is nonlinear.




Figure 59. T<sub>RANGE</sub> vs. Actual Fan Speed Profile

The graphs in Figure 59 assume that the fan starts from 0% PWM duty cycle. Clearly, the minimum PWM duty cycle, PWM<sub>MIN</sub>, needs to be factored in to see how the loop actually performs in the system. Figure 60 shows how  $T_{RANGE}$  is affected when the PWM<sub>MIN</sub> value is set to 20%. It can be seen that the fan actually runs at about 45% fan speed when the temperature exceeds  $T_{MIN}$ .




Figure 60.  $T_{RANGE}$  and % Fan Speed Slopes with PWM<sub>MIN</sub> = 20%

# Example: Determining T<sub>RANGE</sub> for Each Temperature Channel

The following example shows how the different  $T_{MIN}$  and  $T_{RANGE}$  settings can be applied to three different thermal zones. In this example, the following  $T_{RANGE}$  values apply:

 $T_{RANGE} = 80^{\circ}$ C for ambient temperature  $T_{RANGE} = 53.3^{\circ}$ C for CPU temperature  $T_{RANGE} = 40^{\circ}$ C for VRM temperature

This example uses the MUX configuration described in Step 2, with the ADT7475 connected as shown in Figure 51. Both CPU temperature and VRM temperature drive the CPU fan connected to PWM1. Ambient temperature drives the front chassis fan and rear chassis fan connected to PWM2 and PWM3. The front chassis fan is configured to run at PWM<sub>MIN</sub> = 20%. The rear chassis fan is configured to run at PWM<sub>MIN</sub> = 30%. The CPU fan is configured to run at PWM<sub>MIN</sub> = 10%.

### Note on 4-Wire Fans

The control range for 4-wire fans is much wider than that of 2 wire or 3 wire fans. In many cases, 4-wire fans can start with a PWM drive of as little as 20%.

## **Preliminary Technical Data**




Figure 61. T<sub>RANGE</sub> and % Fan Speed Slopes for VRM, Ambient, and CPU Temperature Channels

## STEP 7: T<sub>THERM</sub> FOR TEMPERATURE CHANNELS

 $T_{\rm THERM}$  is the absolute maximum temperature allowed on a temperature channel. Above this temperature, a component such as the CPU or VRM might be operating beyond its safe operating limit. When the temperature measured exceeds  $T_{\rm THERM}$ , all fans are driven at 100% PWM duty cycle (full speed) to provide critical system cooling.

The fans remain running at 100% until the temperature drops below  $T_{\text{THERM}}$  minus *hysteresis*, where *hysteresis* is the number programmed into the Hysteresis Registers 0x6D and 0x6E. The default hysteresis value is 4°C.

The T<sub>THERM</sub> limit should be considered the maximum worst-case operating temperature of the system. Because exceeding any T<sub>THERM</sub> limit runs all fans at 100%, it has very negative acoustic effects. Ultimately, this limit should be set up as a fail-safe, and one should ensure that it is not exceeded under normal system operating conditions.

Note that the  $T_{\text{THERM}}$  limits are nonmaskable and affect the fan speed no matter how automatic fan control settings are configured. This allows some flexibility, because a  $T_{\text{RANGE}}$  value can be selected based on its slope, while a hard limit (such as 70°C), can be programmed as  $T_{\text{MAX}}$  (the temperature at which the fan reaches full speed) by setting  $T_{\text{THERM}}$  to that limit (for example, 70°C).

## **THERM** Registers

Reg. 0x6A, **Remote 1**  $\overline{\text{THERM}}$  limit = 0xA4 (100°C default)

Reg. 0x6B, Local THERM limit = 0xA4 (100°C default)

Reg. 0x6C, Remote 2 THERM limit = 0xA4 (100°C default)

### Hysteresis Registers

Reg. 0x6D, Remote 1, Local Hysteresis Register

<7:4>, Remote 1 temperature hysteresis (4°C default).

<3:0>, Local temperature hysteresis (4°C default).

### Reg. 0x6E, Remote 2 Temperature Hysteresis Register

<7:4>, Remote 2 temperature hysteresis (4°C default).

Because each hysteresis setting is four bits, hysteresis values are programmable from 1°C to 15°C. It is not recommended that hysteresis values ever be programmed to 0°C, because this disables hysteresis. In effect, this would cause the fans to cycle between normal speed and 100% speed, creating unsettling acoustic noise.




Figure 62. How TTHERM Relates to Automatic Fan Control

## **STEP 8: THYST FOR TEMPERATURE CHANNELS**

 $T_{\rm HYST}$  is the amount of extra cooling a fan provides after the temperature measured has dropped back below  $T_{\rm MIN}$  before the fan turns off. The premise for temperature hysteresis  $(T_{\rm HYST})$  is that, without it, the fan would merely chatter or cycle on and off regularly whenever temperature is hovering at about the  $T_{\rm MIN}$  setting.

The  $T_{\rm HYST}$  value chosen determines the amount of time needed for the system to cool down or heat up as the fan is turning on and off. Values of hysteresis are programmable in the range 1°C to 15°C. Larger values of  $T_{\rm HYST}$  prevent the fans from chattering on and off. The  $T_{\rm HYST}$  default value is set at 4°C.

The  $T_{HYST}$  setting applies not only to the temperature hysteresis for fan on/off, but the same setting is used for the  $T_{\overline{THERM}}$ hysteresis value, described in Step 6. Therefore, programming Registers 0x6D and 0x6E sets the hysteresis for both fan on/off and the  $\overline{THERM}$  function.

### Hysteresis Registers

Reg. 0x6D, Remote 1, Local Hysteresis Register

<7:4>, Remote 1 temperature hysteresis (4°C default).

<3:0>, local temperature hysteresis (4°C default).

Reg. 0x6E, Remote 2 Temp Hysteresis Register

<7:4>, Remote 2 temperature hysteresis (4°C default).

In some applications, it is required that fans not turn off below  $T_{MIN}$ , but remain running at PWM<sub>MIN</sub>. Bits <7:5> of Enhanced Acoustics Register 1 (Reg. 0x62) allow the fans to be turned off or to be kept spinning below  $T_{MIN}$ . If the fans are always on, the  $T_{HYST}$  value has no effect on the fan when the temperature drops below  $T_{MIN}$ .

# **Preliminary Technical Data**




Figure 63. The T<sub>HYST</sub> Value Applies to Fan On/Off Hysteresis and THERM Hysteresis

## Enhance Acoustics Register 1 (Reg. 0x62)

Bit 7 (MIN3) = 0, PWM3 is off (0% PWM duty cycle) when temperature is below  $T_{MIN} - T_{HYST}$ .

- Bit 7 (MIN3) = 1, PWM3 runs at PWM3 minimum duty cycle below T<sub>MIN</sub> T<sub>HYST</sub>.
- Bit 6 (MIN2) = 0, PWM2 is off (0% PWM duty cycle) when temperature is below  $T_{MIN} T_{HYST}$ .
- Bit 6 (MIN2) = 1, PWM2 runs at PWM2 minimum duty cycle below T<sub>MIN</sub> T<sub>HYST</sub>.
- Bit 5 (MIN1) = 0, PWM1 is off (0% PWM duty cycle) when temperature is below  $T_{MIN} T_{HYST}$ .
- Bit 5 (MIN1) = 1, PWM1 runs at PWM1 minimum duty cycle below T<sub>MIN</sub> T<sub>HYST</sub>.

## **ENHANCING SYSTEM ACOUSTICS**

Automatic fan speed control mode reacts instantaneously to changes in temperature, that is, the PWM duty cycle responds immediately to temperature change. Any impulses in temperature can cause an impulse in fan noise. For psychoacoustic reasons, the ADT7475 can prevent the PWM output from reacting instantaneously to temperature changes. Enhanced acoustic mode controls the maximum change in PWM duty cycle at a given time. The objective is to prevent the fan from cycling up and down, annoying the user.

### Acoustic Enhancement Mode Overview

Figure 64 gives a top-level overview of the automatic fan control circuitry on the ADT7475 and shows where acoustic enhancement fits in. Acoustic enhancement is intended as a postdesign tweak made by a system or mechanical engineer evaluating best settings for the system. Having determined the optimal settings for the thermal solution, the engineer can adjust the system acoustics. The goal is to implement a system that is acoustically pleasing without causing user annoyance due to fan cycling. It is important to realize that although a system might pass an acoustic noise requirement specification (for example, 36 dB), if the fan is annoying, it fails the consumer test.




Figure 64. Acoustic Enhancement Smoothes Fan Speed Variations under Automatic Fan Speed Control

## Approaches to System Acoustic Enhancement

There are two different approaches to implementing system acoustic enhancement: temperature-centric and fan-centric.

The temperature-centric approach involves smoothing transient temperatures as they are measured by a temperature source (for example, Remote 1 temperature). The temperature values used to calculate the PWM duty cycle values are smoothed, reducing fan speed variation. However, this approach causes an inherent delay in updating fan speed and causes the thermal characteristics of the system to change. It also causes the system fans to stay on longer than necessary, because the fan's reaction is merely delayed. The user has no control over noise from different fans driven by the same temperature source. Consider, for example, a system in which control of a CPU cooler fan (on PWM1) and a chassis fan (on PWM2) use Remote 1 temperature. Because the Remote 1 temperature is smoothed, both fans are updated at exactly the same rate. If the chassis fan is much louder than the CPU fan, there is no way to improve its acoustics without changing the thermal solution of the CPU cooling fan.

The fan-centric approach to system acoustic enhancement controls the PWM duty cycle, driving the fan at a fixed rate (for example, 6%). Each time the PWM duty cycle is updated, it is incremented by a fixed 6%. As a result, the fan ramps smoothly to its newly calculated speed. If the temperature starts to drop, the PWM duty cycle immediately decreases by 6% at every update. Therefore, the fan ramps smoothly up or down without inherent system delay. Consider, for example, controlling the same CPU cooler fan (on PWM1) and chassis fan (on PWM2) using Remote 1 temperature. The  $T_{MIN}$  and  $T_{RANGE}$  settings have already been defined in automatic fan speed control mode, that is, thermal characterization of the control loop has been optimized. Now the chassis fan is noisier than the CPU cooling fan. Using the fan-centric approach, PWM2 can be placed into acoustic enhancement mode independently of PWM1. The acoustics of the chassis fan can, therefore, be adjusted without affecting the acoustic behavior of the CPU cooling fan, even though both fans are controlled by Remote 1 temperature. The fan-centric approach is how acoustic enhancement works on the ADT7475.

### Enabling Acoustic Enhancement for Each PWM Output

### Enhance Acoustics Register 1 (Reg. 0x62)

<3> = 1, enables acoustic enhancement on PWM1 output.

### Enhance Acoustics Register 2 (Reg. 0x63)

<7> = 1, enables acoustic enhancement on PWM2 output.<3> = 1, enables acoustic enhancement on PWM3 output.

### Effect of Ramp Rate on Enhanced Acoustics Mode

The PWM signal driving the fan has a period, *T*, given by the PWM drive frequency, *f*, because T = 1/f. For a given PWM period, *T*, the PWM period is subdivided into 255 equal time slots. One time slot corresponds to the smallest possible increment in the PWM duty cycle. A PWM signal of 33% duty cycle is, therefore, high for  $1/3 \times 255$  time slots and low for  $2/3 \times 255$  time slots. Therefore, a 33% PWM duty cycle corresponds to a signal that is high for 85 time slots and low for 170 time slots.




Figure 65. 33% PWM Duty Cycle Represented in Time Slots

The ramp rates in the enhanced acoustics mode are selectable from the values 1, 2, 3, 5, 8, 12, 24, and 48. The ramp rates are discrete time slots. For example, if the ramp rate is 8, then eight time slots are added to the PWM high duty cycle each time the PWM duty cycle needs to be increased. If the PWM duty cycle value needs to be decreased, it is decreased by eight time slots. Figure 66 shows how the enhanced acoustics mode algorithm operates.




Figure 66. Enhanced Acoustics Algorithm

The enhanced acoustics mode algorithm calculates a new PWM duty cycle based on the temperature measured. If the new PWM duty cycle value is greater than the previous PWM value, then the previous PWM duty cycle value is incremented by either 1, 2, 3, 5, 8, 12, 24, or 48 time slots, depending on the settings of the enhance acoustics registers. If the new PWM duty cycle value is less than the previous PWM value, then the previous PWM duty cycle is decremented by 1, 2, 3, 5, 8, 12, 24, or 48 time slots. Each time the PWM duty cycle is incremented or decremented, its value is stored as the previous PWM duty cycle for the next comparison. A ramp rate of 1 corresponds to one time slot, which is 1/255 of the PWM period. In enhanced acoustics mode, incrementing or decrementing by 1 changes the PWM output by  $1/255 \times 100\%$ .

# STEP 12: RAMP RATE FOR ACOUSTIC ENHANCEMENT

The optimal ramp rate for acoustic enhancement can be found through system characterization after the thermal optimization has been finished. The effect of each ramp rate should be logged, if possible, to determine the best setting for a given solution.


### Enhanced Acoustics Register 1 (Reg. 0x62)

<2:0> ACOU, selects the ramp rate for PWM1.

000 = 1 time slot = 35 s 001 = 2 time slots = 17.6 s 010 = 3 time slots = 11.8 s 011 = 5 time slots = 7 s 100 = 8 time slots = 4.4 s 101 = 12 time slots = 3 s 110 = 24 time slots = 1.6 s 111 = 48 time slots = 0.8 s

### Enhance Acoustics Register 2 (Reg. 0x63)

<2:0> ACOU3, selects the ramp rate for PWM3.



001 = 2 time slots = 17.6 s

- 010 = 3 time slots = 11.8 s
- 011 = 5 time slots = 7 s
- 100 = 8 time slots = 4.4 s
- 101 = 12 time slots = 3 s
- 110 = 24 time slots = 1.6 s
- 111 = 48 time slots = 0.8 s

<6:4> ACOU2, selects the ramp rate for PWM2.

000 = 1 time slot = 35 s 001 = 2 time slots = 17.6 s 010 = 3 time slots = 11.8 s 011 = 5 time slots = 7 s 100 = 8 time slots = 4.4 s 101 = 12 time slots = 3 s 110 = 24 time slots = 1.6 s 111 = 48 time slots = 0.8 s

Another way to view the ramp rates is to measure the time it takes for the PWM output to ramp up from 0% to 100% duty cycle for an instantaneous change in temperature. This can be tested by putting the ADT7475 into manual mode and changing the PWM output from 0% to 100% PWM duty cycle. The PWM output takes 35 s to reach 100%, when a ramp rate of 1 time slot is selected.

# **Preliminary Technical Data**

Figure 67 shows remote temperature plotted against PWM duty cycle for enhanced acoustics mode. The ramp rate is set to 48, which corresponds to the fastest ramp rate. Assume that a new temperature reading is available every 115 ms. With these settings, it takes approximately 0.76 s to go from 33% duty cycle to 100% duty cycle (full speed). Even though the temperature increases very rapidly, the fan ramps up to full speed gradually.




Figure 67. Enhanced Acoustics Mode with Ramp Rate = 48

Figure 68 shows how changing the ramp rate from 48 to 8 affects the control loop. The overall response of the fan is slower. Because the ramp rate is reduced, it takes longer for the fan to achieve full running speed. In this case, it takes approximately 4.4 s for the fan to reach full speed.




Figure 68. Enhanced Acoustics Mode with Ramp Rate = 8

Figure 69 shows the PWM output response for a ramp rate of 2. In this instance, the fan took about 17.6 s to reach full running speed.




Figure 69. Enhanced Acoustics Mode with Ramp Rate = 2

Figure 70 shows how the control loop reacts to temperature with the slowest ramp rate. The ramp rate is set to 1, while all other control parameters remain the same. With the slowest ramp rate selected, it takes 35 s for the fan to reach full speed.




Figure 70. Enhanced Acoustics Mode with Ramp Rate = 1

As Figure 67 to Figure 70 show, the rate at which the fan reacts to temperature change is dependent on the ramp rate selected in the enhanced acoustics registers. The higher the ramp rate, the faster the fan reaches the newly calculated fan speed.

Figure 71 shows the behavior of the PWM output as temperature varies. As the temperature increases, the fan speed ramps up. Small drops in temperature do not affect the ramp-up function, because the newly calculated fan speed is still higher than the previous PWM value. Enhanced acoustics mode allows the PWM output to be made less sensitive to temperature variations. This is dependent on the ramp rate selected and programmed into the enhanced acoustics registers.




Figure 71. How Fan Reacts to Temperature Variation in Enhanced Acoustics Mode

### **Slower Ramp Rates**

The ADT7475 can be programmed for much longer ramp times by slowing the ramp rates. Each ramp rate can be slowed by a factor of 4.

## Configuration Register 6 (Reg. 0x10)

<0> SLOW, 1 slows the ramp rate for PWM1 by 4.

### Configuration Register 6(Reg. 0x10)

<1> SLOW, 1 slows the ramp rate for PWM2 by 4.

### Configuration Register 6(Reg. 0x10)

<2> SLOW, 1 slows the ramp rate for PWM3 by 4.

### Configuration Register 6 (Reg. 0x10)

<7> ExtraSlow, 1 slows the ramp rate for all fans by a factor of 39.2%.

The following sections list the ramp-up times when the SLOW bit is set for each PWM output.

### Enhanced Acoustics Register 1 (Reg. 0x62)

<2:0> ACOU, selects the ramp rate for PWM1.

000 = 37.5 s 001 = 18.8 s010 = 12.5 s011 = 7.5 s100 = 4.7 s101 = 3.1 s110 = 1.6s111 = 0.8 sEnhance Acoustics Register 2 (Reg. 0x63)

<2:0> ACOU3, selects the ramp rate for PWM3.

000 = 37.5 s
001 = 18.8 s
010 = 12.5 s
011 = 7.5 s
100 = 4.7  s
101 = 3.1 s
110 = 1.6s
111 = 0.8 s
> ACOU2, sele

#### <6:4> ects the ramp rate for PWM2.

000 = 37.5 s001 = 18.8 s010 = 12.5 s 011 = 7.5 s100 = 4.7 s101 = 3.1 s 110 = 1.6s111 = 0.8 s

# **REGISTER TABLES**

## Table 11. ADT7475 Registers

Address	R/W	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	Lockable?
0x10	R/W	Configuration 6	ExtraSl ow	VccpLo w	RES	RES	RES	RES	RES	RES	0x00	
0x11	R	Configuration 7	RES	RES	RES	RES	RES	RES	RES	DisTHER MHys	0x00	
0x21	R	Vccp Reading	9	8	7	6	5	4	3	2	0x00	
0x22	R	V <sub>cc</sub> Reading	9	8	7	6	5	4	3	2	0x00	
0x25	R	Remote 1 Temperature	9	8	7	6	5	4	3	2	0x01	
0x26	R	Local Temperature	9	8	7	6	5	4	3	2	0x01	
0x27	R	Remote 2 Temperature	9	8	7	6	5	4	3	2	0x01	
0x28	R	TACH 1 Low Byte	7	6	5	4	3	2	1	0	0x00	
0x29	R	TACH 1 High Byte	15	14	13	12	11	10	9	8	0x00	
0x2A	R	TACH 2 Low Byte	7	6	5	4	3	2	1	0	0x00	
0x2B	R	TACH 2 High Byte	15	14	13	12	11	10	9	8	0x00	
0x2C	R	TACH 3 Low Byte	7	6	5	4	3	2	1	0	0x00	
0x2D	R	TACH 3 High Byte	15	14	13	12	11	10	9	8	0x00	
0x2E	R	TACH 4 Low Byte	7	6	5	4	3	2	1	0	0x00	
0x2F	R	TACH 4 High Byte	15	14	13	12	11	10	9	8	0x00	
0x30	R/W	PWM1 Current Duty Cycle	7	6	5	4	3	2	1	0	0x00	
0x31	R/W	PWM2 Current Duty Cycle	7	6	5	4	3	2	1	0	0x00	
0x32	R/W	PWM3 Current Duty Cycle	7	6	5	4	3	2	1	0	0x00	
0x33	R/W	Remote 1 Operating Point	7	6	5	4	3	2	1	0	0xA4	Yes
0x34	R/W	Local Temp Operating Point	7	6	5	4	3	2	1	0	0xA4	Yes
0x35	R/W	Remote 2 Operating Point	7	6	5	4	3	2	1	0	0xA4	Yes
0x38	R/W	Max PWM 1 Duty Cycle	7	6	5	4	3	2	1	0	0xFF	
0x39	R/W	Max PWM 2 Duty Cycle	7	6	5	4	3	2	1	0	0xFF	
0x3A	R/W	Max PWM 3 Duty Cycle	7	6	5	4	3	2	1	0	0xFF	
0x3D	R	Device ID Register	7	6	5	4	3	2	1	0	0x73	
0x3E	R	Company ID Number	7	6	5	4	3	2	1	0	0x41	
0x3F	R	Revision Number	VER	VER	VER	VER	STP	STP	STP	STP	0x70	
0x40	R/W	Configuration Register 1	RES	TODIS	FSPDIS	Vx1	FSPD	RDY	LOCK	STRT	0x01	Yes

# Preliminary Technical Data

Address	R/W	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	Lockable
0x41	R	Interrupt Status Register 1	OOL	R2T	LT	R1T	RES	V <sub>cc</sub>	V <sub>CCP</sub>	RES	0x00	
0x42	R	Interrupt Status Register 2	D2	D1	F4P	FAN3	FAN2	FAN1	OVT	RES	0x00	
0x46	R/W	V <sub>CCP</sub> Low Limit	7	6	5	4	3	2	1	0	0x00	
0x47	R/W	V <sub>CCP</sub> High Limit	7	6	5	4	3	2	1	0	0xFF	
0x48	R/W	Vcc Low Limit	7	6	5	4	3	2	1	0	0x00	
0x49	R/W	Vcc High Limit	7	6	5	4	3	2	1	0	0xFF	
0x4E	R/W	Remote 1 Temp Low Limit	7	6	5	4	3	2	1	0	0x01	
0x4F	R/W	Remote 1 Temp High Limit	7	6	5	4	3	2	1	0	0x7F	
0x50	R/W	Local Temp Low Limit	7	6	5	4	3	2	1	0	0x01	
0x51	R/W	Local Temp High Limit	7	6	5	4	3	2	1	0	0x7F	
0x52	R/W	Remote 2 Temp Low Limit	7	6	5	4	3	2	1	0	0x01	
0x53	R/W	Remote 2 Temp High Limit	7	6	5	4	3	2	1	0	0x7F	
0x54	R/W	TACH1 Minimum Low Byte	7	6	5	4	3	2	1	0	0xFF	
0x55	R/W	TACH1 Minimum High Byte	15	14	13	12	11	10	9	8	0xFF	
0x56	R/W	TACH2 Minimum Low Byte	7	6	5	4	3	2	1	0	0xFF	
0x57	R/W	TACH2 Minimum High Byte	15	14	13	12	11	10	9	8	0xFF	
0x58	R/W	TACH3 Minimum Low Byte	7	6	5	4	3	2	1	0	0xFF	
0x59	R/W	TACH3 Minimum High Byte	15	14	13	12	11	10	9	8	0xFF	
0x5A	R/W	TACH4 Minimum Low Byte	7	6	5	4	3	2	1	0	0xFF	
0x5B	R/W	TACH4 Minimum High Byte	15	14	13	12	11	10	9	8	0xFF	
0x5C	R/W	PWM1 Configuration Register	BHVR	BHVR	BHVR	INV	RES	SPIN	SPIN	SPIN	0x82	Yes
0x5D	R/W	PWM2 Configuration Register	BHVR	BHVR	BHVR	INV	RES	SPIN	SPIN	SPIN	0x82	Yes
0x5E	R/W	PWM3 Configuration Register	BHVR	BHVR	BHVR	INV	RES	SPIN	SPIN	SPIN	0x82	Yes
0x5F	R/W	Remote 1 T <sub>RANGE</sub> /PWM 1 Frequency	RANGE	RANGE	RANGE	RANGE	HF/LF	FREQ	FREQ	FREQ	0XC4	Yes
0x60	R/W	Local T <sub>RANGE</sub> /PWM 2 Frequency	RANGE	RANGE	RANGE	RANGE	HF/LF	FREQ	FREQ	FREQ	0XC4	Yes

# Preliminary Technical Data

# ADT7475

Address	R/W	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	Lockable?
0x61	R/W	Remote 2 T <sub>RANGE</sub> /PWM 3 Frequency	RANGE	RANGE	RANGE	RANGE	HF/LF	FREQ	FREQ	FREQ	0XC4	Yes
0x62	R/W	Enhance Acoustics Reg 1	MIN3	MIN2	MIN1	SYNC	EN1	ACOU	ACOU	ACOU	0X00	Yes
0x63	R/W	Enhance Acoustics Reg 2	EN2	ACOU2	ACOU2	ACOU2	EN3	ACOU3	ACOU3	ACOU3	0X00	Yes
0x64	R/W	PWM1 Min Duty Cycle	7	6	5	4	3	2	1	0	0X80	Yes
0x65	R/W	PWM2 Min Duty Cycle	7	6	5	4	3	2	1	0	0X80	Yes
0x66	R/W	PWM3 Min Duty Cycle	7	6	5	4	3	2	1	0	0X80	Yes
0x67	R/W	Remote 1 Temp T <sub>MIN</sub>	7	6	5	4	3	2	1	0	0X9A	Yes
0x68	R/W	Local Temp Т <sub>міN</sub>	7	6	5	4	3	2	1	0	0X9A	Yes
0x69	R/W	Remote 2 Temp T <sub>MIN</sub>	7	6	5	4	3	2	1	0	0X9A	Yes
0x6A	R/W	Remote 1 THERM Temp Limit	7	6	5	4	3	2	1	0	0XA4	Yes
0x6B	R/W	Local THERM Temp Limit	7	6	5	4	3	2	1	0	0XA4	Yes
0x6C	R/W	Remote 2 THERM Temp Limit	7	6	5	4	3	2	1	0	0XA4	Yes
Dx6D	R/W	Remote 1 and Local Temp/T <sub>MIN</sub> Hysteresis	HYSR1	HYSR1	HYSR1	HYSR1	HYSL	HYSL	HYSL	HYSL	0X44	Yes
0x6E	R/W	Remote 2 Temp/T <sub>MIN</sub> Hysteresis	HYSR2	HYSR2	HYSR2	HYRS	RES	RES	RES	RES	0X40	Yes
0x6F	R/W	XNOR Tree Test Enable	RES	RES	RES	RES	RES	RES	RES	XEN	0X00	Yes
0x70	R/W	Remote 1 Temperature Offset	7	6	5	4	3	2	1	0	0X00	Yes
0x71	R/W	Local Temperature Offset	7	6	5	4	3	2	1	0	0X00	Yes
0x72	R/W	Remote 2 Temperature Offset	7	6	5	4	3	2	1	0	0X00	Yes
0x73	R/W	Configuration Register 2	SHDN	CONV	ATTN	AVG	AIN4	AIN3	AIN2	AIN1	0X00	Yes
0x74	R/W	Interrupt Mask 1 Register	OOL	R2T	LT	RIT	RES	Vcc	VCCP	RES	0X00	
0x75	R/W	Interrupt Mask 2 Register	D2	D1	F4P	FAN3	FAN2	FAN1	OVT	RES	0X00	
0x76	R/W	Extended Resolution 1	RES	RES	Vcc	Vcc	VCCP	V <sub>CCP</sub>	RES	RES	0X00	
0x77	R/W	Extended Resolution 2	TDM2	TDM2	LTMP	LTMP	TDM1	TDM1	RES	RES	0X00	
0x78	R/W	Configuration Register 3	DC4	DC3	DC2	DC1	FAST	BOOST	THERM	ALERT Enable	0X00	Yes
0x79	R	THERM Timer Status Register	TMR	TMR	TMR	TMR	TMR	TMR	TMR	ASRT/T MRO	0X00	
0x7A	R/W	THERM Timer Limit Register	LIMT	LIMT	LIMT	LIMT	LIMT	LIMT	LIMT	LIMT	0X00	
0x7B	R/W	TACH Pulses per Revolution	FAN4	FAN4	FAN3	FAN3	FAN2	FAN2	FAN1	FAN1	0X55	

## **Preliminary Technical Data**

Address	RW	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	Lockable?
0x7C	R/W	Configuration Register 5	R2 THERM	Local THERM	R1 THERM	RES	GPIOP	GPIOD	Temp Offset	TWOS COMPL	0X00	Yes
0x7D	R/W	Configuration Register 4	RES	RES	BpAtt V <sub>CCP</sub>	RES	Max/Full on THERM	RES	Pin 9 Func	Pin 9 Func	0X00	Yes
0x7E	R	Test Register 1		DO NOT WRITE TO THESE REGISTERS					0X00	Yes		
0x7F	R	Test Register 2		DO NOT WRITE TO THESE REGISTERS					0X00	Yes		

### Table 12. Register 0x11—Configuration Register 7 (Power-On Default = 0x00)

Bit	Name	R/W	Description
<0>	DisTHERMHys	Read/write	Setting this bit to 1 disables THERM hysteresis.
<7:1>	Reserved	N/A	Reserved. Do not write to these bits

#### Table 13. Register 0x10—Configuration Register 6 (Power-On Default = 0x00)

Bit	Name	R/W	Description
<0>	SlowFan1	Read/write	When this bit is set, Fan 1 smoothing times are multiplied X4 for Fan 1 (as defined in Register 0x62)
<1>	SlowFan2	Read/write	When this bit is set, Fan 2 smoothing times are multiplied X4 for Fan 2 (as defined in Register 0x63)
<2>	SlowFan3	Read/write	When this bit is set, Fan 3 smoothing times are multiplied X4 for Fan 3 (as defined in Register 0x63)
<5:3>	Reserved	N/A	Reserved. Do not write to these bits
<6>	VccpLow	Read/write	VccPLO = 1. When the power is supplied from 3.3 V STANDBY and the core voltage (VccP) drops below its VccP low limit value (Reg. 0x46), the following occurs:
			Status Bit 1 in Status Register 1 is set.
			• SMBALERT is generated, if enabled.
			PROCHOT monitoring is disabled.
			<ul> <li>The device is prevented from entering shutdown because of the next condition.</li> </ul>
			• Everything is re-enabled once VCCP increases above the VCCP low limit.
			When V <sub>CCP</sub> increases above the low limit:
			PROCHOT monitoring is enabled.
			• Fans return to their programmed state after a spin-up cycle.`
<7>	ExtraSlow	Read/write	When this bit is set, all fan smoothing times are increased by a further 39.2%

#### Table 14. Voltage Reading Registers (Power-On Default = 0x00)<sup>1</sup>

Register Address	R/W	Description				
0x21	Read-only	Reflects the voltage measurement <sup>2</sup> at the V <sub>CCP</sub> input on Pin 14 (8 MSBs of reading).				
0x22	Read-only	Reflects the voltage measurement <sup>3</sup> at the V <sub>CC</sub> input on Pin 3 (8 MSBs of reading).				
<sup>1</sup> If the extended resolution hits of these readings are also being read, the extended resolution registers (Beg. 0x76, 0x77) must be read first. Once the extended						

<sup>1</sup>If the extended resolution bits of these readings are also being read, the extended resolution registers (Reg. 0x76, 0x77) must be read first. Once the extended resolution registers have been read, the associated MSB reading registers are frozen until read. Both the extended resolution registers and the MSB registers are frozen.

 $^2$  If  $V_{CCP}Low$  is set,  $V_{CCP}$  can control the sleep state of the ADT7475.

 $^{3}V_{CC}$  (Pin 3) is the supply voltage for the ADT7475.

### Table 15. Temperature Reading Registers (Power-On Default = 0x01)<sup>1, 2</sup>

Register Address	R/W	Description
0x25	Read-only	Remote 1 temperature reading <sup>3, 4</sup> (8 MSB of reading).
0x26	Read-only	Local temperature reading (8 MSB of reading).
0x27	Read-only	Remote 2 temperature reading (8 MSB of reading).

<sup>1</sup>These temperature readings can be in twos complement or Offset 64 format; this interpretation is determined by Bit 0 of Configuration Register 5 (0x7C).

<sup>2</sup> If the extended resolution bits of these readings are also being read, the extended resolution registers (Reg. 0x76, 0x77) must be read first. Once the extended resolution registers have been read, all associated MSB reading registers get frozen until read. Both the extended resolution registers and the MSB registers are frozen.

<sup>3</sup>In twos complement mode, a temperature reading of –128°C (0x80) indicates a diode fault (open or short) on that channel. <sup>4</sup>In Offset 64 mode, a temperature reading of –64°C (0x00) indicates a diode fault (open or short) on that channel.

### Table 16. Fan Tachometer Reading Registers (Power-On Default = 0x00)<sup>1</sup>

Register Address	R/W	Description
0x28	Read-only	TACH1 low byte.
0x29	Read-only	TACH1 high byte.
0x2A	Read-only	TACH2 low byte.
0x2B	Read-only	TACH2 high byte.
0x2C	Read-only	TACH3 low byte.
0x2D	Read-only	TACH3 high byte.
0x2E	Read-only	TACH4 low byte.
0x2F	Read-only	TACH4 high byte.

<sup>1</sup>These registers count the number of 11.11 µs periods (based on an internal 90 kHz clock) that occur between a number of consecutive fan TACH pulses (default = 2). The number of TACH pulses used to count can be changed using the fan pulses per revolution register (Reg. 0x7B). This allows the fan speed to be accurately measured. Because a valid fan tachometer reading requires that two bytes are read, the low byte *must* be read first. Both the low and high bytes are then frozen until read. At power-on, these registers contain 0x0000 until such time as the first valid fan TACH measurement is read into these registers. This prevents false interrupts from occurring while the fans are spinning up.

A count of 0xFFFF indicates that a fan is one of the following:

- Stalled or blocked (object jamming the fan).
- Failed (internal circuitry destroyed).
- Not populated. (The ADT7475 expects to see a fan connected to each TACH. If a fan is not connected to that TACH, its TACH minimum high and low bytes should be set to 0xFFFF.)
- Alternate function, for example, TACH4 reconfigured as THERM pin.

### Table 17. Current PWM Duty Cycle Registers (Power-On Default = 0x00)<sup>1</sup>

Register Address	R/W	Description
0x30	Read/write	PWM1 current duty cycle (0% to 100% duty cycle = $0x00$ to $0xFF$ ).
0x31	Read/write	PWM2 current duty cycle (0% to 100% duty cycle = $0x00$ to $0xFF$ ).
0x32	Read/write	PWM3 current duty cycle (0% to 100% duty cycle = $0x00$ to $0xFF$ ).

<sup>1</sup> These registers reflect the PWM duty cycle driving each fan at any given time. When in automatic fan speed control mode, the ADT7475 reports the PWM duty cycles back through these registers. The PWM duty cycle values vary according to temperature in automatic fan speed control mode. During fan startup, these registers report back 0x00. In software mode, the PWM duty cycle outputs can be set to any duty cycle value by writing to these registers.

#### Table 18. Maximim PWM Duty Cycle (Power-On Default = 0xFF)<sup>1,2</sup>

Register Address	R/W <sup>2</sup>	Description		
0x38	Read/write	Maximum duty cycle for PWM1 output, default = 100% (0xFF).		
0x39	Read/write	Maximum duty cycle for PWM2 output, default = 100% (0xFF).		
0x3A	Read/Write	Maximum duty cycle for PWM3 output, default = 100% (0xFF).		
Those registers set the maxi	These registers set the maximum DWM duty such of the DWM output			

<sup>1</sup>These registers set the maximum PWM duty cycle of the PWM output .

<sup>2</sup> This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any subsequent attempts to write to this register fail.

Bit	Name	R/W	Description
<0>	STRT	Read/write	Logic 1 enables monitoring and PWM control outputs based on the limit settings programmed.
			Logic 0 disables monitoring and PWM control based on the default power-up limit settings.
			Note that the limit values programmed are preserved even if a Logic 0 is written to this bit and the default settings are enabled. This bit becomes read-only and cannot be changed once Bit 1 (LOCK bit) has been written. All limit registers should be programmed by BIOS before setting this bit to 1. (Lockable.)
<1>	LOCK	Write once	Logic 1 locks all limit values to their current settings. Once this bit is set, all lockable registers become read- only and cannot be modified until the ADT7475 is powered down and powered up again. This prevents rogue programs such as viruses from modifying critical system limit settings. (Lockable.)
<2>	RDY	Read-only	This bit is set to 1 by the ADT7475 to indicate only that the device is fully powered up and ready to begin system monitoring.
<3>	FSPD	Read/write	When set to 1, this bit runs all fans at full speed. Power-on default = 0. This bit does not get locked at any time.
<4>	VxI	Read/write	BIOS should set this bit to a 1 when the ADT7475 is configured to measure current from an ADI ADOPT <sup>™</sup> VRM controller and to measure the CPU's core voltage. This bit allows monitoring software to display CPU watts usage. (Lockable.)
<5>	FSPDIS	Read/write	Logic 1 disables fan spin-up for two TACH pulses. Instead, the PWM outputs go high for the entire fan spin- up timeout selected.
<6>	TODIS	Read/write	When this bit is set to 1, the SMBus timeout feature is enabled. This allows the ADT7475 to be used with SMBus controllers that cannot handle SMBus timeouts. (Lockable.)
<7>	RES		Reserved.

### Table 19. Register 0x40—Configuration Register 1 (Power-On Default = 0x01)

Bit 0 (STRT) of 0x40, Configuration register 1 remains writable after lock bit is set.

## Table 20. Register 0x41—Interrupt Status Register 1 (Power-On Default = 0x00)

Bit	Name	R/W	Description
<1>	VCCP	Read-only	$V_{CCP} = 1$ indicates that the $V_{CCP}$ high or low limit has been exceeded. This bit is cleared on a read of the status register only if the error condition has subsided.
<2>	V <sub>cc</sub>	Read-only	$V_{CC} = 1$ indicates that the $V_{CC}$ high or low limit has been exceeded. This bit is cleared on a read of the status register only if the error condition has subsided.
<4>	RIT	Read-only	RIT = 1 indicates that the Remote 1 low or high temperature has been exceeded. This bit is cleared on a read of the status register only if the error condition has subsided.
<5>	LT	Read-only	LT = 1 indicates that the local low or high temperature has been exceeded. This bit is cleared on a read of the status register only if the error condition has subsided.
<6>	R2T	Read-only	R2T = 1 indicates that the Remote 2 low or high temperature has been exceeded. This bit is cleared on a read of the status register only if the error condition has subsided.
<7>	OOL	Read-only	OOL = 1 indicates that an out-of-limit event has been latched in Status Register 2. This bit is a logical OR of all status bits in Status Register 2. Software can test this bit in isolation to determine whether any of the voltage, temperature, or fan speed readings represented by Status Register 2 are out-of-limit, which saves the need to read Status Register 2 every interrupt or polling cycle.

### Table 21. Register 0x42—Interrupt Status Register 2 (Power-On Default = 0x00)

Bit	Name	R/W	Description
<1>	OVT	Read-only	OVT = 1 indicates that one of the $\overline{\text{THERM}}$ overtemperature limits has been exceeded. This bit is cleared on a read of the status register when the temperature drops below $\overline{\text{THERM}} - T_{\text{HYST}}$ .
<2>	FAN1	Read-only	FAN1 = 1 indicates that Fan 1 has dropped below minimum speed or has stalled. This bit is <i>not</i> set when the PWM1 output is off.
<3>	FAN2	Read-only	FAN2 = 1 indicates that Fan 2 has dropped below minimum speed or has stalled. This bit is <i>not</i> set when the PWM2 output is off.
<4>	FAN3	Read-only	FAN3 = 1 indicates that Fan 3 has dropped below minimum speed or has stalled. This bit is <i>not</i> set when the PWM3 output is off.
<5>	F4P	Read-only	F4P = 1 indicates that Fan 4 has dropped below minimum speed or has stalled. This bit is <i>not</i> set when the PWM3 output is off.
		Read/write	When Pin 9 is programmed as a GPIO output, writing to this bit determines the logic output of the GPIO.
		Read-only	If Pin 9 is configured as the $\overline{\text{THERM}}$ timer input for $\overline{\text{THERM}}$ monitoring, then this bit is set when the $\overline{\text{THERM}}$ assertion time exceeds the limit programmed in the $\overline{\text{THERM}}$ limit register (Reg. 0x7A).
<6>	D1	Read-only	D1 = 1 indicates either an open or short circuit on the Thermal Diode 1 inputs.
<7>	D2	Read-only	D2 = 1 indicates either an open or short circuit on the Thermal Diode 2 inputs.

### Table 22. Voltage Limit Registers<sup>1</sup>

Register Address	R/W	Description <sup>2</sup>	Power-On Default
0x46	Read/write	V <sub>CCP</sub> low limit.	0x00
0x47	Read/write	V <sub>CCP</sub> high limit.	0xFF
0x48	Read/write	V <sub>cc</sub> low limit.	0x00
0x49	Read/write	V <sub>cc</sub> high limit.	0xFF

<sup>1</sup> Setting the Configuration Register 1 lock bit has no effect on these registers. <sup>2</sup> High Limits: An interrupt is generated when a value exceeds its high limit (> comparison). Low Limits: An interrupt is generated when a value is equal to or below its low limit (≤ comparison).

### Table 23. Temperature Limit Registers<sup>1</sup>

Register Address	R/W	Description <sup>2</sup>	Power-On Default
0x4E	Read/write	Remote 1 temperature low limit.	0x81
0x4F	Read/write	Remote 1 temperature high limit.	0x7F
0x50	Read/write	Local temperature low limit.	0x81
0x51	Read/write	Local temperature high limit.	0x7F
0x52	Read/write	Remote 2 temperature low limit.	0x81
0x53	Read/write	Remote 2 temperature high limit.	0x7F

<sup>1</sup>Exceeding any of these temperature limits by 1°C causes the appropriate status bit to be set in the interrupt status register. Setting the Configuration Register 1 lock bit has no effect on these registers.

<sup>2</sup> High Limits: An interrupt is generated when a value exceeds its high limit (> comparison). Low Limits: An interrupt is generated when a value is equal to or below its low limit (≤ comparison).

Table 24. Fan Tachometer Limit Registers<sup>1</sup>

Register Address	R/W	Description	Power-On Default
0x54	Read/write	TACH1 minimum low byte.	0xFF
0x55	Read/write	TACH1 minimum high byte/single channel ADC channel select.	0xFF
0x56	Read/write	TACH2 minimum low byte.	0xFF
0x57	Read/write	TACH2 minimum high byte.	0xFF
0x58	Read/write	TACH3 minimum low byte.	0xFF
0x59	Read/write	TACH3 minimum high byte.	0xFF
0x5A	Read/write	TACH4 minimum low byte.	0xFF
0x5B	Read/write	TACH4 minimum high byte.	0xFF

<sup>1</sup>Exceeding any of the TACH limit registers by 1 indicates that the fan is running too slowly or has stalled. The appropriate status bit is set in Interrupt Status Register 2 to indicate the fan failure. Setting the Configuration Register 1 lock bit has no effect on these registers.

Table 25. Register 0x55—TACH 1 Minimun	n High Byte (Power-On Default = 0xFF)
Tuble 201 Register 0400 There i Minimun	

Bits	Name	R/W	Description
<4:0>	Reserved	Read-only	These bits are reserved when Bit 6 of Config 2 Register (0x73) is set (single-channel ADC mode). Otherwise, these bits represent Bits <4:0> of the TACH1 minimum high byte.
<7:5>	SCADC	Read/write	When Bit 6 of Config 2 Register (0x73) is set (single-channel ADC mode), these bits are used to select the only channel from which the ADC makes measurements. Otherwise, these bits represent Bits <7:5> of the TACH1 minimum high byte.

### Table 26. PWM Configuration Registers

Register Address R/W <sup>1</sup>		R/W <sup>1</sup>	Description	Power-On Default
0x5C Read/write		Read/write	PWM1 configuration.	0x82
0x5D Read/write		Read/write	PWM2 configuration.	0x82
0x5E		Read/write	PWM3 configuration.	0x82
Bit	Name	R/W	Description	
<2:0>	SPIN	Read/write	These bits control the startup timeout for PWMx. The PWM output stays high until two valid TACH rising edges are seen from the fan. If there is not a valid TACH signal during the fan TACH measurement directly after the fan startup timeout period, then the TACH measurement reads 0xFFFF and Status Register 2 reflects the fan fault. If the TACH minimum high and low bytes contain 0xFFFF or 0x0000, then the status register 2 bit is not set, even if the fan has not started. 000 = No startup timeout 001 = 100 ms 010 = 250 ms (default) 011 = 400 ms 100 = 667 ms 101 = 1 s	
			110 = 2 s	
			111 = 4 s	
<4>	INV	Read/write	This bit inverts the PWM output. The default is 0, which corresponds to a logic high output for 100% duty cycle. Setting this bit to 1 inverts the PWM output, so 100% duty cycle corresponds to a logic low output.	
<7:5>	BHVR	Read/write	These bits assign each fan to a particular temp	erature sensor for localized cooling.
			000 = Remote 1 temperature controls PWMx (a	automatic fan control mode).
			001 = local temperature controls PWMx (autor	natic fan control mode).
			010 = Remote 2 temperature controls PWMx (a	automatic fan control mode).
			011 = PWMx runs full speed.	
			100 = PWMx disabled (default).	
			101 = fastest speed calculated by local and Rer	mote 2 temperature controls PWMx.
			110 = fastest speed calculated by all three tem	
			111 = manual mode. PWM duty cycle registers	

<sup>1</sup>These registers become read-only when the Configuration Register 1 lock bit is set to 1. Any subsequent attempts to write to these registers fail.

Register Address		R/W <sup>1</sup>	Description	Power-On Default
0x5F Read/write		Read/write	Remote 1 T <sub>RANGE</sub> /PWM1 frequency.	0xC4
0x60 Read/write		Read/write	Local temperature T <sub>RANGE</sub> /PWM2 frequency.	0xC4
0x61 Read/write		Read/write	Remote 2 T <sub>RANGE</sub> /PWM3 frequency.	0xC4
Bit	Name	R/W	Description	·
<2:0>	FREQ	Read/write	These bits control the PWMx frequency.	
			000 = 11.0 Hz	
			001 = 14.7 Hz	
			010 = 22.1 Hz	
			011 = 29.4 Hz	
			100 = 35.3 Hz (default)	
			101 = 44.1 Hz	
			110 = 58.8 Hz	
			111 = 88.2 Hz	
<3>	THRM	Read/write	THRM = 1 causes the $\overline{\text{THERM}}$ pin (Pin 9) to assert lo	
			temperature channel's THERM limit has been excee	eded by 0.25° <u>C. The THERM</u> pin
			remains asserted un <u>til the t</u> emperature is equal to	or below the THERM limit. The
			minimum time that THERM asserts is one monitoring	
			modulation of devices that incorporate this feature	
			$\frac{\text{THRM} = 0}{\text{PROCHOT}}$ makes the $\frac{\text{THERM}}{\text{PROCHOT}}$ pin act as an input on	
-7.4	RANGE	Read/write	PROCHOT monitoring, when Pin 9 is configured as	
<7:4>	RANGE	Read/write	These bits determine the PWM duty cycle vs. the te control.	emperature slope for automatic fa
			$0000 = 2^{\circ}C$	
			0001 = 2.5°C	
			0010 = 3.33°C	
			0011 = 4°C	
			0100 = 5°C	
			0101 = 6.67°C	
			0110 = 8°C	
			0111 = 10°C	
			1000 = 13.33°C	
			1001 = 16°C	
			1010 = 20°C	
			1011 = 26.67°C	
			1100 = 32°C (default)	
			1101 = 40°C	
			1110 = 53.33°C	
			1111 = 80°C	

## Table 27. TEMP TRANGE/PWM Frequency Registers

<sup>1</sup> These registers become read-only when the Configuration Register 1 lock bit is set. Any further attempts to write to these registers have no effect.

Bit	Name	R/W <sup>1</sup>	Description			
<2:0>	ACOU	Read/write	its newly calculated sp	mp rate applied to the PWM1 output. Instead of PWM1 jumping instantaneously to eed, PWM1 ramps gracefully at the rate determined by these bits. This feature s of the fan being driven by the PWM1 output.		
			Time Slot Increase	Time for 33% to 100%		
			000 = 1	35 s		
			001 = 2	17.6 s		
			010 = 3	11.8 s		
			011 = 4	7 s		
			100 = 8	4.4 s		
			101 = 12	3 s		
			110 = 24	1.6 s		
			111 = 48	0.8 s		
<3>	EN1	Read/write	When this bit is 1, acou	istic enhancement is enabled on PWM1 output.		
<4>	SYNC	Read/write	three fans to be driven	fan speed measurements on TACH2, TACH3, and TACH4 to PWM3. This allows up to from PWM3 output and their speeds to be measured.		
	NAIN11	Deedlouite	•	only TACH3 and TACH4 to PWM3 output.		
<5>	MIN1	Read/write		n automatic fan control mode, this bit defines whether PWM1 is off (0% duty cycle) or ty cycle when the controlling temperature is below its $T_{MIN}$ – hysteresis value.		
			0 = 0% duty cycle belo	w T <sub>MIN</sub> – hysteresis.		
			1 = PWM1 minimum d	uty cycle below T <sub>MIN</sub> – hysteresis.		
<6>	MIN2	Read/write	M/write When the ADT7475 is in automatic fan speed control mode, this bit defines whether PWM2 cycle) or at PWM2 minimum duty cycle when the controlling temperature is below its T <sub>MIN</sub> – value.			
			0 = 0% duty cycle belo	w T <sub>MIN</sub> – hysteresis.		
			1 = PWM 2 minimum d	uty cycle below T <sub>MIN</sub> – hysteresis.		
<7>	MIN3	Read/write		n automatic fan speed control mode, this bit defines whether PWM3 is off (0% duty mum duty cycle when the controlling temperature is below its $T_{\text{MIN}}$ – hysteresis		
			0 = 0% duty cycle belo	w T <sub>MIN</sub> – hysteresis.		
			1 = PWM3 minimum d	uty cycle below T <sub>MIN</sub> – hysteresis.		

## Table 28. Register 0x62—Enhanced Acoustics Register 1 (Power-On Default = 0x00)

<sup>1</sup> This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

Bit	Name	R/W <sup>1</sup>	Description	
<2:0>	ACOU3	Read/write	its newly calculated spee	p rate applied to the PWM3 output. Instead of PWM3 jumping instantaneously to ed, PWM3 ramps gracefully at the rate determined by these bits. This effect of the fan being driven by the PWM3 output.
			Time Slot Increase	Time for 33% to 100%
			000 = 1	35 s
			001 = 2	17.6 s
			010 = 3	11.8 s
			011 = 5	7 s
			100 = 8	4.4 s
			101 = 12	3 s
			110 = 24	1.6 s
			111 = 48	0.8 s
< 3 >	EN3	Read/write	When this bit is 1, acoust	ic enhancement is enabled on PWM3 output.
<6:4>	ACOU2	Read/write	its newly calculated spee	p rate applied to the PWM2 output. Instead of PWM2 jumping instantaneously to ed, PWM2 ramps gracefully at the rate determined by these bits. This effect of the fans being driven by the PWM2 output.
			Time Slot Increase	Time for 33% to 100%
			000 = 1	35 s
			001 = 2	17.6 s
			010 = 3	11.8 s
			011 = 5	7 s
			100 = 8	4.4 s
			101 = 12	3 s
			110 = 24	1.6 s
<7>	EN2	Read/write	When this bit is 1, acoust	ic enhancement is enabled on PWM2 output.

## Table 29. Register 0x63—Enhanced Acoustics Register 2 (Power-On Default = 0x00)

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

### Table 30. PWM Minimum Duty Cycle Registers

Register Address		R/W <sup>1</sup> Description		Power-On Default
0x64		Read/write	PWM1 minimum duty cycle.	0x80 (50% duty cycle)
0x65		Read/write	PWM2 minimum duty cycle.	0x80 (50% duty cycle)
0x66		Read/write	PWM3 minimum duty cycle.	0x80 (50% duty cycle)
Bit	Name	R/W <sup>1</sup>	Description	
<7:0>	PWM duty cycle	Read/write	These bits define the PWM <sub>MIN</sub> duty cycle for PWMx.	
			0x00 = 0% duty cycle (fan off).	
			0x40 = 25% duty cycle.	
			0x80 = 50% duty cycle.	
			0xFF = 100% duty cycle (fan full speed).	

<sup>1</sup>These registers become read-only when the ADT7475 is in automatic fan control mode.

### Table 31. T<sub>MIN</sub> Registers<sup>1</sup>

Register Address	R/W <sup>2</sup>	Description	Power-On Default
0x67	Read/write	Remote 1 temperature T <sub>MIN</sub> .	0x5A (90°C)
0x68	Read/write	Local temperatue T <sub>MIN</sub> .	0x5A (90°C)
0x69	Read/write	Remote 2 temperature T <sub>MIN</sub> .	0x5A (90°C)

<sup>1</sup>These are the TMIN registers for each temperature channel. When the temperature measured exceeds TMIN, the appropriate fan runs at minimum speed and increases with temperature according to T<sub>RANGE</sub>. <sup>2</sup>These registers become read-only when the Configuration Register 1 lock bit is set. Any further attempts to write to these registers have no effect.

### Table 32. THERM Limit Registers<sup>1</sup>

Register Address	R/W <sup>2</sup>	Description	Power-On Default
0x6A	Read/write	Remote 1 THERM limit.	0x64 (100°C)
0x6B	Read/write	Local THERM limit.	0x64 (100°C)
0x6C	Read/write	Remote 2 THERM limit.	0x64 (100°C)

<sup>1</sup>If any temperature measured exceeds its THERM limit, all PWM outputs drive their fans at 100% duty cycle. This is a fail-safe mechanism incorporated to cool the system in the event of a critical overtemperature. It also ensures some level of cooling in the event that software or hardware locks up. If set to 0x80, this feature is disabled. The PWM output remains at 100% until the temperature drops below THERM Limit – Hysteresis. If the THERM pin is programmed as an output, then exceeding these limits by 0.25°C can cause the THERM pin to assert low as an output.

<sup>2</sup>These registers become read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to these registers have no effect.

Table 33. Temperature/T<sub>MIN</sub> Hysteresis Registers<sup>1</sup>

Register Address	R/W <sup>2</sup>	Description	Power-On Default
0x6D	Read/write	Remote 1 and local temperature hysteresis.	0x44
<3:0>	HYSL	Local temperature hyseresis. 0°C to 15°C of hysteresis can be applied to the local temperature AFC and dynamic TMIN control loops.	
<7:4>	HYSR1	Remote 1 temperature hyseresis. 0°C to 15°C of hysteresis can be applied to the Remote 1 temperature AFC and dynamic Tmin control loops.	
0x6E	Read/write	Remote 2 temperature hysteresis.	0x40
<7:4>	HYSR2	Local temperature hyseresis. 0°C to 15°C of hysteresis can be applied to the local temperature AFC and dynamic T <sub>MIN</sub> control loops.	

<sup>1</sup> Each 4-bit value controls the amount of temperature hysteresis applied to a particular temperature channel. Once the temperature for that channel falls below its T<sub>MIN</sub> value, the fan remains running at PWM<sub>MIN</sub> duty cycle until the temperature <u>= T<sub>MIN</sub> –</u> hysteresis. Up to 15°C of hysteresis can be assigned to any temperature channel. The hysteresis value chosen also applies to that temperature channel, if its <u>THERM</u> limit is exceeded. The PWM output being controlled goes to 100%, if the <u>THERM</u> limit is exceeded and remains at 100% until the temperature drops below <u>THERM</u> – hysteresis. For acoustic reasons, it is recommended that the hysteresis value not be programmed less than 4°C. Setting the hysteresis value lower than 4°C causes the fan to switch on and off regularly when the temperature is close to T<sub>MIN</sub>.

### Table 34. XNOR Tree Test Enable

Register Address	R/W <sup>1</sup>	Description	Power-On Default
0x6F	Read/write	XNOR tree test enable register.	0x00
<0>	XEN	If the XEN bit is set to 1, the device enters the XNOR tree test mode. Clearing the bit removes the device from the XNOR tree test mode.	
<7:1>	Reserved	Unused. Do not write to these bits.	

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

#### Table 35. Remote 1 Temperature Offset

Register Address	R/W <sup>1</sup>	Description	Power-On Default
0x70	Read/write	Remote 1 temperature offset.	0x00
<7:0>	Read/write	Allows a twos complement offset value to be automatically added to or subtracted from the Remote 1 temperature reading. This is to compensate for any inherent system offsets such as PCB trace resistance. LSB value = $0.5^{\circ}$ C.	

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

### Table 36. Local Temperature Offset

Register Address	R/W <sup>1</sup>	Description	Power-On Default
0x71	Read/write	Local temperature offset.	0x00
<7:0>	Read/write	Allows a twos complement offset value to be automatically added to or subtracted from the local temperature reading. LSB value = $0.5^{\circ}$ C.	

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

### Table 37. Remote 2 Temperature Offset

Register Address	R/W <sup>1</sup>	Description	Power-On Default
0x72	Read/write	Remote 2 temperature offset.	0x00
<7:0>	Read/write	Allows a twos complement offset value to be automatically added to or subtracted from the Remote 2 temperature reading. This is to compensate for any inherent system offsets such as PCB trace resistance. LSB value = $0.5^{\circ}$ C.	

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

Table 38. Register 0x73—Configuration Register 2 (Power-On Default = 0x00)
--

Bit	Name	R/W <sup>1</sup>	Description	
<0-3>	RES		Reserved	
4	AVG	Read/write	AVG = 1, averaging on the temperature and voltage measurements is turned off. This allows measurements on each channel to be made much faster.	
5	ATTN	Read/write	ATTN = 1, the ADT7475 removes the attenuators from the $V_{CCP}$ input. The $V_{CCP}$ input can be used for other functions such as connecting up external sensors.	
6	CONV	Read/write	CONV = 1, the ADT7475 is put into a single-channel ADC conversion mode. In this mode, the ADT7475 can be made to read continuously from one input only, for example, Remote 1 temperature. The appropriate ADC channel is selected by writing to bits <7:5> of TACH1 minimum high byte register (0x55).	
			Bits <7:5> Reg. 0x55	
			000 Reserved	
			001 V <sub>CCP</sub>	
			010 V <sub>CC</sub> (3.3 V)	
			011 Reserved	
			100 Reserved	
			101 Remote 1 temperature	
			110 Local temperature	
			111 Remote 2 temperature	
7	SHDN	Read/write	SHDN = 1, ADT7475 goes into shutdown mode. All PWM outputs assert low (or high depending on state of INV bit) to switch off all fans. The PWM current duty cycle registers read 0x00 to indicate that the fans are not being driven.	

Table 39. Register 0x74—Interrupt Mask Register 1 (Power-On Default <7:0> = 0x00)

Bit	Name	R/W	Description
1	VCCP	Read/write	$V_{CCP} = 1$ , masks SMBALERT for out-of-limit conditions on the $V_{CCP}$ channel.
2	Vcc	Read/write	$V_{cc} = 1$ , masks SMBALERT for out-of-limit conditions on the $V_{cc}$ channel.
4	RIT	Read/write	RIT = 1, masks SMBALERT for out-of-limit conditions on the Remote 1 temperature channel.
5	LT	Read/write	LT = 1, masks SMBALERT for out-of-limit conditions on the local temperature channel.
6	R2T	Read/write	R2T = 1, masks SMBALERT for out-of-limit conditions on the Remote 2 temperature channel.
7	OOL	Read/write	OOL = 1, masks $\overline{SMBALERT}$ for any out-of-limit condition in Status Register 2.

### Table 40. Register 0x75—Interrupt Mask Register 2 (Power-On Default <7:0> = 0x00)

_	Bit	Name	R/W	Description
	1	OVT	Read only	OVT = 1, masks SMBALERT for overtemperature THERM conditions.
			•	

2	FAN1	Read/write	$FAN1 = 1$ , masks $\overline{SMBALERT}$ for a Fan 1 fault.
3	FAN2	Read/write	$FAN2 = 1$ , masks $\overline{SMBALERT}$ for a Fan 2 fault.
4	FAN3	Read/write	FAN3 = 1, masks $\overline{\text{SMBALERT}}$ for a Fan 3 fault.
5.	F4P	Read/write	F4P = 1, masks SMBALERT for a Fan 4 fault. If the TACH4 pin is being used as the THERM input, this bit masks SMBALERT for a THERM timer event.
6	D1	Read/write	D1 = 1, masks SMBALERT for a diode open or short on a Remote 1 channel.
7	D2	Read/write	D2 = 1, masks SMBALERT for a diode open or short on a Remote 2 channel.

### Table 41. Register 0x76—Extended Resolution Register 1<sup>1</sup>

Bit	Name	R/W	Description		
<3:2>	VCCP	Read-only	V <sub>CCP</sub> LSBs. Holds the 2 LSBs of the 10-bit V <sub>CCP</sub> measurement.		
<5:4>	Vcc	Read-only	$V_{cc}$ LSBs. Holds the 2 LSBs of the 10-bit $V_{cc}$ measurement.		
<sup>1</sup> If this re	<sup>1</sup> If this register is read, this register and the registers holding the MSB of each reading are frozen until read.				

## Table 42. Register 0x77—Extended Resolution Register 2<sup>1</sup>

Bit	Name	R/W	Description
<3:2>	TDM1	Read-only	Remote 1 temperature LSBs. Holds the 2 LSBs of the 10-bit Remote 1 temperature measurement.
<5:4>	LTMP	Read-only	Local temperature LSBs. Holds the 2 LSBs of the 10-bit local temperature measurement.
<7:6>	TDM2	Read-only	Remote 2 temperature LSBs. Holds the 2 LSBs of the 10-bit Remote 2 temperature measurement.

egi er is read, t egis egis ١g ١g

### Table 43. Register 0x78—Configuration Register 3 (Power-On Default = 0x00)

Bit	Name	R/W <sup>1</sup>	Description
<0>	ALERT	Read/write	ALERT = 1, Pin 5 (PWM2/SMBALERT) is configured as an SMBALERT interrupt output to indicate out- of-limit error conditions.
<1>	THERM	Read/write	THERM Enable = 1 enables THERM timer monitoring functionality on Pin 9. Also determined by Bits 0 and 1 (PIN9FUNC) of Configuration Register 4. When THERM is asserted, if the fans are running and the boost bit is set, the fans run at full speed. Alternatively, THERM can be programmed so that a timer is triggered to time how long THERM has been asserted.
<2>	BOOST	Read/write	When $\overline{\text{THERM}}$ is an input and BOOST = 1, assertion of $\overline{\text{THERM}}$ causes all fans to run at the maximum programmed duty cycle for fail-safe cooling.
<3>	FAST	Read/write	FAST = 1, enables fast TACH measurements on all channels. This increases the TACH measurement rate from once per second to once every 250 ms $(4 \times)$ .
<4>	DC1	Read/write	DC1 = 1, enables TACH measurements to be continuously made on TACH1. Fans must be driven by dc. Setting this bit prevents pulse stretching, because it is not required for DC-driven motors.
<5>	DC2	Read/write	DC2 = ,1 enables TACH measurements to be continuously made on TACH2. Fans must be driven by dc. Setting this bit prevents pulse stretching, because it is not required for DC-driven motors.
<6>	DC3	Read/write	DC3 = 1, enables TACH measurements to be continuously made on TACH3. Fans must be driven by dc. Setting this bit prevents pulse stretching, because it is not required for DC-driven motors.
<7>	DC4	Read/write	DC4 = 1, enables TACH measurements to be continuously made on TACH4. Fans must be driven by dc. Setting this bit prevents pulse stretching, because it is not required for DC-driven motors.

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

## Table 44. Register 0x79 – THERM Timer Status Register (Power-On Default = 0x00)

Bit	Name	R/W	Description
<7:1>	TMR	Read-only	Times how long THERM input is asserted. These seven bits read zero until the THERM assertion time exceeds 45.52 ms.
<0>	ASRT/ TMR0	Read-only	This bit is set high on the assertion of the THERM input, and is cleared on read. If the THERM assertion time exceeds 45.52 ms, this bit is set and becomes the LSB of the 8-bit TMR reading. This allows THERM assertion times from 45.52 ms to 5.82 s to be reported back with a resolution of 22.76 ms.

## Table 45. Register 0x7A—THERM Timer Limit Register (Power-On Default = 0x00)

Bit	Name	R/W	Description
<7:0>	LIMT	Read/write	Sets maximum THERM assertion length allowed before an interrupt is generated. This is an 8-bit limit with a resolution of 22.76 ms allowing THERM assertion limits of 45.52 ms to 5.82 s to be programmed. If the THERM assertion time exceeds this limit, Bit 5 (F4P) of Interrupt Status Register 2 (Reg. 0x42) is set. If the limit value is 0x00, then an interrupt is generated immediately on the assertion of the THERM input.

Bit	Name	R/W	Description
<1:0>	FAN1	Read/write	Sets number of pulses to be counted when measuring Fan 1 speed. Can be used to determine fan pulses per revolution for unknown fan type.
			Pulses Counted
			00 = 1
			01 = 2 (default)
			10 = 3
			11 = 4
<3:2>	FAN2	Read/write	Sets number of pulses to be counted when measuring Fan 2 speed. Can be used to determine fan pulses per revolution for unknown fan type.
			Pulses Counted
			00 = 1
			01 = 2 (default)
			10 = 3
			11 = 4
<5:4>	FAN3	Read/write	Sets number of pulses to be counted when measuring Fan 3 speed. Can be used to determine fan pulses per revolution for unknown fan type.
			Pulses Counted
			00 = 1
			01 = 2 (default)
			10 = 3
			11 = 4
<7:6>	FAN4	Read/write	Sets number of pulses to be counted when measuring Fan 4 speed. Can be used to determine fan pulses per revolution for unknown fan type.
			Pulses Counted
			00 = 1
			01 = 2 (default)
			10 = 3
			11 = 4

## Table 46. Register 0x7B—TACH Pulses per Revolution Register (Power-On Default = 0x55)

Bit	Name	R/W <sup>1</sup>	Description
<0>	2sC	Read/write	2sC = 1, sets the temperature range to twos complement temperature range.
			2sC = 0, changes the temperature range to Offset 64. When this bit is changed, the ADT7475 interprets all relevant temperature register values as defined by this bit.
<1>	TempOffset		TempOffset=0 Sets offset range to $\pm 64C$ at $0.5$ °C resolution.
			TempOffset=1 Sets offset range to $\pm 127C$ at 1°C resolution.
<2>	GPIOD		GPIO direction. When GPIO function is enabled, this determines whether the GPIO is an input (0) or an output (1).
<3>	GPIOP		GPIO polarity. When the GPIO function is enabled and is programmed as an output, this bit determines whether the GPIO is active low (0) or high (1).
<4>	RES		Reserved
<5>	R1 THERM	Read/write	R1 THERM=0 , THERM temperature limit functionality enabled for Remote 1 temperature channel.
			THERM can also be disabled on any channel by;
			In offset 64 mode, writing -64°C to the appropriate THERM temperature limit
			In 2s compliment mode, writing -128°C to the appropriate THERM temperature limit
<6>	Local	Read/write	Local THERM=0, THERM temperature limit functionality enabled for Local temperature channel.
	THERM		THERM can also be disabled on any channel by;
			In offset 64 mode, writing -64°C to the appropriate THERM temperature limit
			In 2s compliment mode, writing -128°C to the appropriate THERM temperature limit
<7>	R2 THERM	Read/write	R2 THERM=0 , THERM temperature limit functionality enabled for Remote 2 temperature channel.
			THERM can also be disabled on any channel by;
			In offset 64 mode, writing -64°C to the appropriate THERM temperature limit
			In 2s compliment mode, writing $-128^{\circ}$ C to the appropriate THERM temperature limit

### Table 47. Register 0x7C—Configuration Register 5 (Power-On Default = 0x00)

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.

### Table 48. Register 0x7D—Configuration Register 4 (Power-On Default = 0x00)

Bit	Name	R/W <sup>1</sup>	Description
<1:0>	Pin9FUNC	Read/write	These bits set the functionality of Pin 9:
			00 = TACH4 (default)
			01 = Bidirectional THERM
			10 = SMBALERT
			11 = GPIO
<2>	RES		Unused.
<3>	Max/Full on THERM	Read/write	Max/Full on $\overline{\text{THERM}} = 0$ , When $\overline{\text{THERM}}$ limit is exceeded, fans will go to full speed.
			Max/Full on $\overline{\text{THERM}} = 1$ , When $\overline{\text{THERM}}$ limit is exceeded, fans will go to max speed as defined in registers 0x38, 0x39, 0x3A.
<4:7>	RES		Unused.
<5>	BpAttV <sub>CCP</sub>	Read/write	Bypass $V_{CCP}$ attenuator. When set, the measurement scale for this channel changes from 0 V (0x00) to 2.2965V (0xFF) .
<6:7>	RES		Unused.

<sup>1</sup>This register becomes read-only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to this register have no effect.


### Table 49. Register 0x7E—Manufacturer's Test Register 1 (Power-On Default = 0x00)

Bit	Name	R/W	Description
<7:0>	Reserved	Read-only	Manufacturer's test register. These bits are reserved for manufacturer's test purposes and should <i>not</i> be written to under normal operation.

## Table 50. Register 0x7F—Manufacturer's Test Register 2 (Power-On Default = 0x00)

Bit	Name	R/W	Description
<7:0>	Reserved	Read-only	Manufacturer's test register. These bits are reserved for manufacturer's test purposes and should not
			be written to under normal operation.

# ADT7475 PROGRAMMING BLOCK DIAGRAM




**Preliminary Technical Data** 

Rev. PrC | Page 72 of 75

Figure 72.

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-137AB

Figure 73. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16) Dimensions shown in inches

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADT7475ARQ	-40°C to +120°C	16-Lead QSOP	RQ-16
ADT7475ARQ-REEL	-40°C to +120°C	16-Lead QSOP	RQ-16
ADT7475ARQ-REEL7	-40°C to +120°C	16-Lead QSOP	RQ-16
ADT7475ARQZ	-40°C to +120°C	16-Lead QSOP, Lead free.	RQ-16
ADT7475ARQZ-REEL	-40°C to +120°C	16-Lead QSOP , Lead free.	RQ-16
ADT7475ARQZ-REEL7	-40°C to +120°C	16-Lead QSOP , Lead free.	RQ-16

# NOTES

## NOTES



© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR05381-0-1/05(PrC)

Rev. PrC | Page 75 of 75